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Zusammenfassung
Mit zunehmender Skalierung der CMOS Technologie werden Rau-
schen, Mismatch und Prozessabweichung zu einer Hauptbeschra¨nkung
in DC-DC Konvertern. Deshalb wird der digital unterstu¨tzte DC-DC
Konverter als Alternative in neu entwickelten System bevorzugt. Digi-
tale DC-DC-Konverter sind nicht nur viel einfacher zu konfigurieren,
sondern noch robuster gegen Rauschen, Sto¨rung und Prozessschwan-
kungen.
Als ein Interface-Bauelement zwischen analoger Welt und digitalem
Signal Prozess, mu¨ssen die ADCs fu¨r den Einsatz in digitalen DC-DC
Konvertern optimiert werden. Die u¨blichen synchronen ADCs, wie
SAR und Pipeline ADCs, brauchen mehrere Taktperioden fu¨r eine
Konvertierung, und sind daher nicht geeignet fu¨r die Anwendung in
DC-DC Konvertern. Um den Konverter stabil zu halten, erfordert die
digitale Ru¨ckkopplung in DC-DC Konvertern eine sehr kurze Grup-
penlaufzeit (Totzeit). Deswegen mu¨ssten synchrone ADCs sehr hoch
getaktet werden. Dies wu¨rde dann aber auch eine hohe Verlustleistung
nach sich ziehen.
Im Vergleich hierzu hat der Za¨hler-Rampe oder Tracking ADC die
ku¨rzeste Gruppenverzo¨gerung, indem die Konvertierung innerhalb ei-
ner Taktperiode durchgefu¨hrt wird. Damit kann das Ausgangssignal
zeitlich von der digitalen Ru¨ckkopplung entnommen werden und die
Regelung schnell reagieren. Trotzdem mu¨ssen synchrone Tracking-
ADCs doppelt so schnell getaktet werden wie die Bandbreite des
Rauschens und der Sto¨rungen. Deswegen hat auch dieser ADC mehr
Leistungsverbrauch als unbedingt erforderlich.
In dieser Arbeit wird ein neues Konzept fu¨r Tracking ADCs pra¨sentiert,
deren Konversionsgeschwindigkeit automatisch von der Flankensteil-
heit der Eingangssignale bestimmt wird. Das heißt, wenn sich das
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Eingangssignal langsam a¨ndert, wird dieser ADC auch langsamer ge-
taktet. Aber wenn das Eingangssignal sich schnell a¨ndert, z. B. bei
Transienten, wird der ADC sofort schneller getaktet werden, um dem
Eingangssignal pra¨zise zu folgen. Mit diesem Konzept werden nicht
nur die U¨berlast beim Verfolgen von Transienten herabgesetzt, son-
dern auch noch die durchschnittliche Abtastrate reduziert. Folglich
wird die Verlustleistung des ADCs deutlich reduziert.
Zum Nachweis dieses Konzeptes wird ein 6-bit Tracking ADC mit
transienten-gesteuertem Takt in einer 130 nm CMOS Technologie im-
plementiert. Der Prototyp des ADCs besitzt die Fla¨che mit 400 ×
200µm2. Die maximale Verlustleistung ist 84µW bei 1,4V Versor-
gungsspannung und einer Abtastfrequenz von 50MS/s. Die integra-
le Nichtlinearita¨t ist besser als 0,5 LSB, und die effektive Auflo¨sung
(ENOB) bei der Abtastfrequenz vom 12,5MHz ist 4,4Bit, wobei die
ideale ENOB 5Bit wa¨re.
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Abstract
With further scaling of CMOS technology noise disturbance, mis-
match and process variation become the major constraints of analog
DC-DC converters. Consequently, digitally assisted DC-DC convert-
ers are coming in the focus of new systems, because they are easier
to be configurated in the applications than the typical analog DC-DC
converters, while being more robust against noise disturbance and
process variation.
As interface devices between analog real world and digital signal pro-
cessing, ADCs must be optimized for signals in digital DC-DC con-
verters. But the existing synchronous ADCs, which require multi-
ple clock cycles per conversion, as SAR and Pipeline ADCs, are not
suitable for the application in DC-DC converters because of special
signal characteristics. For stability reasons the digital feedback con-
trol in DC-DC converters requires a short group delay (dead time).
So synchronous ADCs must be run at a sampling frequency as high
as possible. But this approach results unfortunately in high power
dissipation.
Compared to the above mentioned ADCs, the delta-encoded or Track-
ing ADC exhibits the shortest group delay by performing the data
conversion only in one clock cycle. It makes the digital feedback con-
trol of DC-DC converters possible to response the output exactly and
simultaneously. However, the synchronized Tracking ADC still has
to cover the double of broad signal bandwidth of disturbance, which
appears at the output of DC-DC converters occasionally, dissipating
unnecessary excessive power.
This dissertation presents a new concept of Tracking ADC that self-
adjusts the conversion rate depending on the slope of the input signal.
For a slowly varying input, this Tracking ADC is self-clocked at a low
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frequency in normal mode, but once the signal varies fast and the
slope exceeds a defined threshold, the conversion rate of the ADC
is increased to track the signal accurately. By using the proposed
solution not only the issue of input slope overload for typical Tracking
ADCs is significantly improved, but also the average sampling rate is
decreased. Therefore, the power dissipation of the proposed ADC is
also reduced.
As a proof of this concept, a 6-bit Tracking ADC with transient-driven
self-clocking is implemented in 0.13µm CMOS technology. The pro-
totype of the ADC occupies an area of 400× 200µm2. The maximum
power dissipation is 84µW at a supply voltage of 1.4V, when operated
at 50MS/s. The integral nonlinearity (INL) is better than 0.5 LSB,
and the effective number of bits (ENOB) at the sampling frequency
of 12.5MHz is 4.4 bits, where the ideal ENOB is limited to 5 bits for
6-bit Tracking ADCs.
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Chapter 1
Introduction
1.1 Motivation
With the rapid development over past decades hand-held electronics for con-
sumers and communication have become more popular. The influence caused
by this development imposes higher demand of power efficiency to electronic de-
vices, which are driven mainly by the battery. Consequently, to increase the
power efficiency of portable devices, the supply voltage as well as feature size of
MOS transistors need to be scaled further to fulfill the requirement of users and
applications as well.
This evolution has controversial issues for digital and analog circuit applica-
tions. Enabled by the scaling of integrated technology, the computing devices as
DSP or microcontroller made huge progress in this area. With reduced voltage
supply and smaller transistor dimensions more transistors can be produced in
unit dimension, costing less. Digital circuits with more transistors can perform
also more complex algorithms at higher operation speed, but need less power due
to reduced voltage supply.
However, advantages to digital circuits do not mean also positive benefit to
analog technology. This is due to different requirements for circuit design. For
analog circuit, high speed, low distortion and low noise are the priorities, while
low power cannot be sacrificed. But the application of all of the requirements to
the analog circuit design simultaneously can only results in the trade-off. Funda-
mentally, high speed means actually high power. The improperly scaled threshold
voltage VTH and decreasing supply voltage make the operational range of devices
smaller. Although the pure analog circuits benefit also from the technology scal-
1
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ing, particularly in terms of high speed, the limitations of noise, distortion and
dynamic range constrain especially the performance over time.
Based on this development, the tendency of using less analog circuits but
more digital processing becomes necessary. As interface devices, Analog-Digital
converters (ADC) that bridge the gap between analog and digital domains are
indispensable for sampling the signal of radio, image and sensor, for instance.
But among the broad range of ADCs each of them has its own features. None
of them can fulfill all requirements of different applications at the same time.
Therefore, the ADC presented here will be specifically designed, considered and
discussed for the application of power management.
1.2 Contribution
Driven by the increase in transistor count per generation, power management is
now the primary issue across almost all of application segments. In particular,
for portable consumer devices and implant devices in the field of human health
the limited energy supplied by battery has to be used more efficiently to achieve
longer duration.
In the past few years many innovations have been done in the fields of DC-
DC converters. Fundamentally, by using current control mode DC-DC converters
achieve the efficiency of conversion better than 90 percent. But due to the growing
demand of low power and further scaling of CMOS technology, DC-DC converters
with analog control feedback go near to the bottleneck of the performance. In
addition to the mismatching and process variation of technology, the diminished
signal-to-noise ratio (SNR) becomes the major constrains for analog applications.
Therefore, digitally assisted DC-DC converters attract more attentions from de-
signer.
However, the digitally assisted DC-DC converters have also their own con-
straints and limitations, which are group delay or dead time in the control feed-
back. Principally, the digital control feedback in DC-DC converters comprises
one ADC, digital filter and digital pulse-width-modulator (DPWM). In Fig. 1.1
the ADC block replaces the analog error amplifier and produces the digital data,
which is processed by successive digital blocks. But the ADC and digital filter
blocks cause the group delay or “dead time” in the control theory. If the group
2
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delay is long, the feedback control systems cannot response the disturbance si-
multaneously. Thus, the group delay caused by ADC and pass filter should be as
short as possible. Additionally, to achieve high conversion efficiency in DC-DC
converters, the control feedback itself should dissipate less power. Digital circuits
consume no static power, but the dynamic power dissipated by digital circuit
with increased transistor count per generation and more sophisticated algorithms
has to be considered. Based on the above analysis, we can observe that short
group delay (“dead time”) and less power dissipation are essential and crucial to
the applications of digital controlled DC-DC converters.
ILoad
Cout
DPWM
P
re
-d
ri
v
e
r
Output-driver
ADC
Vref
Digital
Filter
Figure 1.1: DC-DC converter with digital control feedback
Unfortunately the short group delay or high conversion rate with low power is
one intrinsic trade-off. More precisely, it is not possible to achieve all requirements
simultaneously. If high speed is required, high power has to be provided or
supplied.
Many research works for digital controlled DC-DC converters have been pub-
lished in [1, 2, 3, 4]. In these publications all of them use either Sigma-Delta ADC
or Successive Approximation ADC (SAR) to perform the conversion operation.
Although Pipeline [5, 6] and Folding-Interpolating ADCs [7, 8] operate very fast,
they consume too much power that DC-DC converters can afford. Sigma-Delta
and SAR ADCs work upon totally different principles. Sigma-Delta ADCs us-
ing decimation average the output of modulator that requires high bandwidth,
while SAR approaches the final value binary. But both kinds of ADCs have one
3
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common drawback that the clock frequency must be multiple to their sampling
frequency. More precisely, for 6-bit SAR ADC the clock frequency is 6 times its
sampling frequency, whereas the clock frequency in oversampling ADC is at least
3 times its sampling frequency just for first-order, according to [9]. These archi-
tectures due to their inherent characteristics result in high power dissipation of
ADC and long group delay, which are not desired absolutely for the application
of power management.
In this thesis a new concept of the ADC is introduced to fulfill the requirements
of DC-DC converters, improving the performance of digital control feedback. The
data conversion of oversampling ADC and SAR ADC requires multiple clock
cycles, which are called “dead time” in the control loop. The longer dead time
is, the more instable the whole system becomes. To overcome this issue, delta-
encoded or Tracking ADC could be an optimal solution. The architecture of
delta-encoded ADC is very simple and partially similar to SAR ADC. Fig. 1.2
shows that the counter feeds the DAC signal back. Depending on the output
of the comparator, the counter ramps up or down one LSB unit through DAC,
so that VOA tracks VIA incrementally and guarantees the tracking error smaller
than a half LSB finally. Fig. 1.3 shows us the signal flow of the input and DAC
feedback. The essential difference of a Tracking ADC to other ADCs is that the
Tracking ADC performs only one LSB data conversion during one clock cycle
instead of multiple cycles. Therefore, the group delay of processing the data in
the typical Tracking ADC is the shortest among the available ADCs. But the
signal form of the Tracking ADC shows also the limitation of its characteristics
that the Tracking ADC suffers from the slope overload.
D/A
Converter
Up/Down Binary
Counter
Clk Res
VIA
Dout
VOA
+
-
-1
Count up Count down
Comp
Figure 1.2: Architecture of synchronous Tracking ADC
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VIA
VOA
1-LSB
t
Figure 1.3: Signal flow of synchronous Tracking ADC
Fortunately, this problem does not disturb our application. According to
input signal requirements this issue can be neglected by defining the Tracking
ADC with the proper slew rate. The main idea behind this solution is that the
output’s slew rate of DC-DC converters is limited. This will be discussed further
in the chapter 3.
Even if this issue of slope overload can be neglected, the traditional Track-
ing ADC still cannot satisfy the demand to low power consumption. Clearly
the signal of disturbance has very broad bandwidth, compared to the input sig-
nal. Respecting the Shannon-Nyquist theory, the sampling rate of the traditional
Tracking ADC has to be at least twice the bandwidth of disturbance signals, so
as to follow the signal change simultaneously without loosing information. But
this approach of sampling the signal of disturbance at high frequency leads the
ADC and digital logic control in DC-DC converters to consume excessive power
in the whole time frame. This characteristic constrains the application of ADCs
in power management.
To employ the advantages of traditional Tracking ADC but compensating its
drawback, various techniques including self-clocking and input transient detection
are introduced in this work. The advantage of using these techniques in this ADC
is seen in Fig. 1.4. Besides the advantage of traditional Tracking ADC that the
data are converted in one clock cycle, the clock frequency in this ADC varies,
depending on the slope of the input signal. It is seen that the clock frequency of
ADC is at first very low, as the input signal varies slowly. But once the slope of
input signal changes very fast, the clock frequency or conversion rate is increased
to track the input signal with high fidelity. Based on these techniques, the trade-
off issue mentioned above can be solved, because the conversion rate of this ADC
is adjusted in accordance to the variation of its input signal. The working concept
5
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of this ADC is beyond the limitation of Shannon-Nyquist theory. Thus, the
mechanism of input transient detection not only guarantees the tracking fidelity
but also reduces the average sampling rate, optimizing the power efficiency.
Input signal
Clock
Figure 1.4: Clock flow of proposed ADC
1.3 Chapter organization
Chapter 2 presents the motivations why the system is tending to use digitally
assisted analog signal. It shows the survey of performance trend for digital and
analog technologies. Based on analyzing the scaling of CMOS technology, the
impact on the characteristics of analog as well as digital circuit will be described,
especially in terms of power efficiency for the application of power management.
Chapter 3 introduces the functional concept of the proposed ADC. It shows
that this ADC achieves the best performance in terms of power dissipation and
speed. To verify the new concept, the function of this ADC is modelled and
simulated by ScicosLab.4.4.1.
Chapter 4 presents the characteristics of the comparator in this work. The
performance of the comparator in terms of speed, resolution and noise deter-
mines the application of ADCs. By using the common-source input pair and
auto-disconnection mechanism the comparator in this work not only improves
the common-mode kickback noise significantly, but also reduces the differential
kickback noise considerably, when compared to the traditional dynamic latched
comparator. In addition, the proposed ADC requires less settling time for the
signal comparison, being suitable for high-speed applications.
Chapter 5 presents the system implementation of this ADC including current
mode DAC (I-DAC), counter or integarator, and digital control block. Upon
the outputs of auxiliary comparators, the clock frequency of this ADC will be
6
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self-adjusted. Furthermore, the digital control block triggers the counter that
switches the I-DAC incrementally.
The evaluation and measurement of this ADC are shown in chapter 6. The
characteristics about linearity and dynamic will be presented and discussed.
Meanwhile, the advantages of transient-driven mechanism of this ADC will be
also demonstrated.
Finally, the conclusion for this work will be summarized and some suggestions
for the optimization of this ADC in the future will be also discussed.
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Chapter 2
Trend to digitally assisted analog
circuits
2.1 Technology evolution
Since more than three decades the semiconductor industry has achieved its im-
pressive performance and improvement in its products as well as its research for
decreasing the minimum feature sizes of the integrated circuits. This cited trend
is expressed by Moore’s Law. That means, in every 24 months the number of
components per chip doubles [10, 11]. All of the improvements show the trend of
technology evolution that is called “scaling”. Enabled by large R&D investments,
the chips have become cheaper, more power-efficient and faster, but also more
complex.
The continuous scaling of electronics reduces the production cost of electronic
components, promoting market growth for integrated circuits (IC). So it becomes
meaningful for us to get the overview of the evolution of technologies and the
pace of development progress. To demonstrate this trend of technology progress,
DRAM or Flash memory could be chosen, because they always use the finest
technology to produce the pitch with minimum dimension. Consequently, the
pace of semiconductor technology evoluation are set or defined by the pitch of
DRAM or flash memory, as shown in Fig. 2.1.
Referred to the documentation of [12] published by International Technol-
ogy Roadmap for Semiconductors (ITRS), the roadmap of technology evolution,
which is represented by the technology progress of DRAM memory, is seen in
Fig. 2.2. From 2011 as a reference year a projection of 15-year time scope in the
past as well as future is done and forecasted.
9
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Figure 2.1: Definition of half pitch
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Figure 2.2: DRAM and flash memory product trend
Based on the survey from ITRS it is observed that the trend of DRAM product
targets the 2.5-year technology cycle. This value is derived from the fact that
the metal half-pitch of DRAM memory was 180 nm in 2000, 90 nm in 2005, and
40 nm in 2010. Afterwards, a three-year timing cycle (0.7× reduction) of DRAM
metal half-pitch to 9 nm in 2024 is suggested by DRAM manufacturers.
From the above discussions and figures we can clearly see that in the next
ten years, even at the beginning of 2020, the metal half-pitch will enter into the
range of less than 10 nm. In other words, the minimum channel length of MOS
transistor would be less than 6 nm. Even the people from the semiconductor
industry feels also very hard to imagine how we could continue to promote the
historic trend of technology progress in terms of costs of process equipment in
10
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the coming 10 year.
One fact remains unchanged that most electronic devices such as micropro-
cessors, memories, and logic devices still use silicon-based CMOS technologies,
although some new applications, which are performed by passive components and
sensors, do not totally scale properly with Moore’s Law. But over time these func-
tions initially fulfilled by non-CMOS technology are gradually integrated into a
CMOS system on chip (SoC) within a single package or system-in-package (SiP).
This trend shown in Fig. 2.3 will be further continued in vertical as well as hor-
izontal direction [12]. The main driver for this trend combining SoC and SiP
relies on data storage and digital signal processing, which are subject to CMOS
technology evolution with respect to Moore’s Law.
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Figure 2.3: Moore’s law and more
From the trend of technology evolution we can observe that no matter what
kind of technology, CMOS or non-CMOS, all of them are scaled over time and
integrated gradually in one system or package. The dimension of CMOS technol-
ogy gets smaller and is below 6 nm in 2026, so that the systems perform faster
and more power-efficient. In addition, the density of MOS transistors and other
kind of component is increased.
Based on these analyses of technology evolution, many open questions are left
to circuit designer: how is the effect of scaling of CMOS technology to analog and
digital design? Is it the same? Should we prefer to use more digitally assisted
design than pure analog? To answer these questions, the successive explorations
will continue to be discussed.
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2.2 Scaling analysis
In this chapter the impact of the scaling of CMOS technology on the characteris-
tics of transistors will be investigated. By the focus on the development of CMOS
technology in the past and the future the effects of the scaling of CMOS technol-
ogy will be analyzed in the following sections. Meanwhile, the key characteristics
of MOS transistor will be determined and demonstrated by means of the scaling
of CMOS technology.
Furthermore, it should be noted that an absolute objective comparison in
terms of performance of MOS transistor over time is very challengeable. Depend-
ing on the applications and the tasks, different constraints and requirements lead
to different results. For this work the CMOS technology scaling shifts from gener-
ation to generation. Therefore, the comparison in this work is performed mainly
according to the criterion of feature size of MOS transistor [13, 14]. The aim
of this survey is mainly to illustrate the development of CMOS technology and
overview the developing trend of MOS transistor, specifically which is applied in
the field of power management in this work.
2.2.1 Supply voltage
With the continued scaling of CMOS technology the supply voltage shown in
Fig. 2.4 is decreased to suit the increasing demand from low power applications.
However, the headroom or the operational range of transistor for analog design
becomes extremely critical. Low supply voltage has certainly lower headroom,
resulting in reduced common-mode operational range for transistors. The number
of stacked transistors in the cascode configuration has to be reduced. As a result,
the high output impedance and intrinsic gain cannot be achieved. Another critical
fact for analog design due to the scaling of CMOS technology is the dynamic
range of circuits. As well-known, to maintain the given dynamic range the noise
of circuits has to be decreased by factor of N2, if the signal range is scaled down
by factor of N. The characteristics of dynamic range are most important for high
precision design and will be discussed in following section in details.
In the successive sections the comparison of MOS characteristics will be made.
The technology nodes spanned in this analysis are from 0.25µm down to 65 nm.
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Figure 2.4: Scaling of supply voltage
2.2.2 Transconductance
The transconductance of MOS transistor quantifies the drain current change over
the gate voltage [15, 16]. Different formulas have been used in Eq. 2.1 to express
its characteristics, which are valid to NMOS as well as PMOS transistor. The
transconductance of the MOS transistor is
gm = KP · W
L
· (Vgs − VTH) =
√
2 ·KP · W
L
· I, where KP = µn/p · C ′ox (2.1)
where KP, µn/p and C
′
ox are the coefficient of process technology, the charge
mobility and the oxide capacitance per area.
Assumed that the NMOS transistor has a minimum size and the overdrive
voltage of Vgs − VTH is constant. So the transconductance is mainly dependent
on the process parameters, which include the carrier mobility and the oxide ca-
pacitance per area. The oxide capacitance per area in the MOS field is defined
as:
C
′
ox =
εox
tox
(2.2)
where the dielectric is constant, but the thickness of gate dielectric denoted as
tox is scaled down. In the long-channel modeling, it is alway assumed that the
carrier mobility is kept constant. But with the scaling of MOS technology it is
not the case. Many contributions have been made, attempting to explain the
characteristics of carrier mobility. Generally it can be said that in the reality
the mobility is reduced due to highly doped channel region and the associated
13
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scattering mechanisms. And the mobility of carrier is inversely proportional to
the dopant concentration roughly and approximately [17, 18, 19, 20].
µn ∼ 1
ND
The dopant concentration is scaled up, whereas the thickness of gate oxide
is scaled down. Both parameters compensate each other and keep the coeffi-
cient of process technology KP constant with the MOS scaling. Therefore, the
trend of transconductance should remain constant or comparable. Fig. 2.5 shows
the experimental data of MOS transconductance [13]. The variation of MOS
transconductance over the scaling of feature size is very limited and comparable
from 84µS to 96µS.
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Figure 2.5: Scaling of transconductance
2.2.3 Intrinsic gain
The result that the transconductances of the scaled MOS transistors are within
the same order, may be disputable. However, when the intrinsic gain of MOS
transistor is considered here, the change of transductances of MOS transistor over
scaling becomes reasonable.
The intrinsic gain of MOS transistor is defined as the product of the transcon-
ductance and output resistance as Eq. 2.3:
A = gm · ro, where ro ∼ L (2.3)
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When the transconductances of different process technologies with scaling are ap-
proximately equal, the intrinsic gain will decrease as expected in Fig. 2.6, because
the output resistance is reduced with the scaling. However, for high precision cir-
cuit this result challenges the circuit design. Especially for the feedback loop
without high gain, the linearity of circuit is harder to achieve. One possible so-
lution for this problem is to use cascode transistor in stack to boost the output
impedance and gain. Yet the reduced signal swing range mentioned in above
section constrains the utility of this approach. Therefore, this approach can only
be made, depending on the application and associated conditions.
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Figure 2.6: Intrinsic gain scaling
2.2.4 Transit frequency
The transit frequency is derived from small signal model and is considered as the
frequency, where the current gain of MOS transistor is equal to one, as defined
in Eq. 2.4 from [21].
∂id
∂ig
=
gm
2 · pi(Cgs + Cgd) (2.4)
Due to Cgs ≫ Cgd the transit frequency can be rewritten as Eq. 2.5. Hence for
the given overdrive voltage we can observe that the transit frequency is mainly
determined by its channel length or minimum feature size.
fT ≈ gm
2piCgs
=
3KP (Vgs − VTH)
4piL2C ′ox
=
3µn
4pi
· VDS,sat
L2
(2.5)
fT ∝ 1
L
(Short− channel modeling) (2.6)
15
Chapter 2: Trend to digitally assisted analog circuits
However for the transistor using the minimum feature size, the electron mo-
bility is not constant and decreases as the electron reaches its saturation-velocity.
Approximately the transit frequency is inversely proportional to the channel
length as Eq. 2.6. The data of NMOS transit frequency for minimum dimen-
sion in diverse technologies for the given overdriven voltage are shown in Fig. 2.7.
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Figure 2.7: Scaling of tranconductance scaling
The characteristics of transit frequency have fundamental important meaning
for high speed application, because the bandwidth of signal is determined by the
transit frequency. Therefore, to achieve the high speed only the devices with
minimum size should be used.
2.2.5 Transistor dynamic range
The dynamic range of MOS transistor is determined by the ratio of the signal
range to the noise. For MOS transistor two significant noise sources disturb
the behavior of circuits. The flicker noise, also called 1/f noise, is generated by
trapping or de-trapping electrons at the oxide interface. Eq. 2.7 indicates the
power spectral density (PSD) [22]:
V 2flicker =
Kf
CoxWL
· 1
f
(2.7)
where Kf is process parameter. Inserting Eq. 2.2 into Eq. 2.7, the PSD of flicker
noise is equal to:
V 2flicker =
Kf
Cox ·WL · f =
Kf
C ′ox ·W 2L2 · f
(2.8)
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Although the C
′
ox is increased with CMOS scaling, the scaled minimal channel
length and width decrease the denominator of Eq. 2.8. Therefore, the PSD of
flicker noise is increased with the scaling of MOS transistor. Consequently, the
flicker noise for the low bandwidth circuits is increased. However, in the wideband
application, which is introduced in chapter 4, the flicker noise has minor value
and could be neglected.
The thermal noise of MOS transistor for wide-band applications is very critical
and serious [23, 24]. The dynamic metric of MOS transistor get even worse.
We assume that the signal swing is defined as supply voltage, and the pa-
rameters of γ and ∆f described in Eq. 2.9, are set to 2/3 and 1 respectively
to demonstrate the comparison of noise characteristics. The input-referred noise
voltage is inversely proportional to gm, as written in Eq. 2.10. But the gm of MOS
transistor is not scaled proportionally with technology scaling. The variation of
gm in different technologies is very limited and comparable, while the supply
voltage is scaled properly. Therefore, the dynamic range of smaller technologies
shown in Fig. 2.8 is reduced and becomes more critical for analog circuit design.
i2d =
2
3
· 4kBT · gm ·∆f (2.9)
v2g = i
2
d ·
1
g2m
=
8kBT ·∆f
3gm
∝ 8kBT
3gm
, where∆f = 1Hz (2.10)
6080100120140160180200220240260
0.6
0.8
1
1.2
1.4
1.6
1.8
x 10
8
Feature size (nm)
D
y
n
a
m
ic
 r
a
n
g
e
Figure 2.8: Scaling of dynamic range
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2.2.6 Transistor mismatch
Process variation by production of two adjacent identical MOS transistors causes
the mismatch. For certain applications, which require high precise characteris-
tics of MOS transistor, the mismatch can become the bottleneck and limits the
performance of circuits.
The most cited definition to describe the deviation by means of parameter P
is introduced in [25]:
σ (∆P ) =
A2P
W · L + S
2
P ·D2 (2.11)
Where AP is area proportionality constant for parameter P, where SP describes
the variation of parameter P for different positions and coordinates on the wafer
[25]. By using Eq. 2.11, the mismatching factor due to the deviation of VTH and
β for drain current of MOS transistor could be derived as:
var (∆VTH) ∼= A
2
V TH
W · L (2.12)
var (∆β) ∼= A
2
β
W · L (2.13)
In NMOS transistors the gate voltage minus the threshold voltage (Vgs−VTH)
over the oxide creates the inversion layer and the depletion region. The threshold
voltage is dependent on the thickness of dielectric and the bulk doping. Con-
sequently, the mismatching due to the threshold voltage is determined by the
deviation of gate dielectric thickness and the doping fluctuation. With the de-
velopment of technology scaling, the better control of implantation and diffusion
would improve the parameter of area proportionality.
The data shown in Fig. 2.9 [26, 27] illustrate the trend of parameters of AVTH
and Aβ for the seven generation technologies from 2.5µm down to 65 nm. The
parameter of AVTH with technology scaling is improved, and the parameter of
Aβ is also improved, but the scope is very constrained and can be considered as
constant.
2.2.7 Power efficiency
The power efficiency of MOS transistor represents the performance of MOS tran-
sistor for “ energy per operation”. This description will illustrate how efficient
the MOS transistor can be operated at a certain speed.
18
2.2 Scaling analysis
00.511.522.5
0
5
10
15
20
25
30
Feature size (um)
AVTH
Aß
[mV m]m
[% m]m
0.065
Figure 2.9: Scaling of MOS transistor mismatching
The common figure of merit (FOM) is used to describe this characteristics of
ADCs [28] and is defined by Eq. 2.14:
FOM =
P
fT · 2ENOB (2.14)
Where fT is the transit frequency and ENOB represents the effective number of
bits. P is the power consumption of the ADC. Eq. 2.14 can be also applied in
this case to MOS transistors for the comparison of power efficiency.
However, ENOB depends on the signal to noise and distortion ratio (SNDR),
which is defined at the maximum Nyquist frequency that the ADC can achieve.
As mentioned above, with the scaling of CMOS technology the noise of MOS
transistor is not scaled properly and the SNDR gets worse. But it is also proven
that the CMOS technology scaling improves the cost-efficiency and increase the
MOS transistor number density. Based on the given analysis, we perform the
comparison by deriving Eq. 2.14 to:
FOM =
Power
Speed
∣∣∣∣
ENOB=const
(2.15)
under the assumption that the ENOB is given and constant.
Maybe some readers are confused by such assumptions that apparently the
SNDR deteriorates the ENOB of ADCs with technology scaling. Consequently
the FOM should be degraded. But the aim of the comparison in this section is
just to emphasize how efficiently the MOS transistor in ADCs can operate at a
given ENOB, where the SNDR still satisfies the applications.
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Besides the cost-efficiency of CMOS production, this result derived from the
comparison is absolutely the major driver of CMOS scaling technology, as shown
in Fig. 2.10 [13].
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Figure 2.10: Scaling of power efficiency
2.3 Digitally assisted mixed signal system
In this section we will specifically discuss the surveys performed in section 2.2
and try to explain why systems used in most applications will become more
digitally assisted mixed signal system instead of pure analog. Furthermore, we
also want to show what kind of new contributions the digitally assisted mixed
signal system can make to the applications of semiconductor industry, especially
for power management, while fitting the development of CMOS technology.
Obviously, different criteria lead to different consequents and results, if the
performances of diverse systems and concepts are compared. Throughout this
work the concept of power efficiency will be considered as a fundamental, because
the increasing demand on battery powered devices become a new highlight and
enhances the shift of the criteria to be more power-efficient orientation.
2.3.1 Performance gap between digital and analog circuits
The ITRS road map shows that the feature size of MOS transistor will be further
reduced, and the density of CMOS transistors in a single chip is increased to
enhance the functionalities and applications. On the other hand the CMOS
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scaling affects the performance of digital and analog circuits. Although different
applications have diverse constraints and requirements, the general but also the
fundamental desire that we expect from the circuits is that the circuit can perform
at high speed, while dissipating low power. In other words, we want to achieve
the maximum power efficiency in any application.
In section 2.2 the key characteristics of MOS transistor with the scaling have
been discussed and analyzed. Deepening into the key characteristics of MOS
transistor demonstrated above, it is obvious that not all of them are important
and crucial for the applications of analog and digital circuits at the same time.
Therefore, it is important to discuss the challenges of analog as well as digital
circuit design, respectively.
2.3.1.1 Analog design challenges
Principally the characteristics of analog circuits are limited by electronic noise,
speed and power consumption [29]. Scaling of CMOS technology improves the
performance of analog circuits only conditionally. Unlike in digital logic the
analog transistors must resolve and amplify extremely small signal.
Fig. 2.11 shows the relationship between speed and accuracy requirements re-
garding power dissipations [29]. The accuracy of the circuits depends on noise,
matching and linearity. The most critical factor for analog circuits belongs to
the thermal noise. The trivial solution for reducing the thermal noise in circuits
is cooling, because the thermal noise is dependent on the absolute temperature
(Kelvin). However, this method is not suitable and practical for the most appli-
cations. The second approach for this issue is to use MOS transistors with large
gm. But a MOS transistor with large gm consumes also a lot of current. Besides
that, in switched capacitor circuits the noise can be reduced by increasing the
switched capacitance. More precisely, if we want to reduce the noise by a factor
of two, the increase of the effective capacitance has to be quadrupled.
Vtotal n =
√
kBT
C
(2.16)
Under the condition that the charge or discharge speed remains constant, this
results in a fourfold increase in transconductance and hence a fourfold increase
in current and power dissipation, as indicated in Eq. 2.17:
gm =
2IDS
Vgs − VTH (2.17)
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The second limitation due to scaling of CMOS technology is mismatching.
Eq. 2.12 and Eq. 2.13 express clearly that the matching characteristics of compo-
nents are inversely proportional to its feature size or area. One simple approach
for solving this issue is to increase the area of MOS transistors, resulting in large
capacitances. Under large signal operation these capacitances would require a
high static current.
In addition to mismatch, high linearity of the analog circuit and feedback
loop is also affected by CMOS scaling. The analog circuits achieve high linearity
by using the operational amplifier with high gain. But due to the scaling, the
gain of single MOS transistor is reduced as seen in Fig. 2.6. The use of cascode
structures in operational amplifier can improve the output impedance and the
intrinsic gain, but the reduced supply voltage constrains the signal head room of
the cascade transistors. Therefore, multistage operational amplifier become the
alternative to increase the gain, but this results in additional power dissipations
and makes frequency compensation more challengeable.
In contrast to noise disturbance, mismatch and linearity are not the funda-
mental issues. Mismatch and linearity error can be reduced by modifying the
local transistors dimension without dissipating additional power. At the system
level, these constrains could be solved by the use of trimming [30, 31, 32] or
calibration digitally [33]. These approaches achieve great performance and the
characteristics of matching and accuracy are improved significantly. Therefore,
the issues of mismatching and linearity have secondary priority.
Many research works have made great contributions to the reduction of noise
disturbance. But the most of them focus on the flicker noise, or 1/f noise, which
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appears only in the low frequency range. Based on these characteristics of flicker
noise, chopper and correlated double sampling (CDS) techniques are explored to
reduce the flicker noise significantly by a factor of more than 100 [34, 35, 36].
The thermal noise seems to be more difficult to be addressed due to the wide
bandwidth. Oversampling techniques can reduce the thermal noise power density
[37], improving the noise characteristics of circuits for the given bandwidth of
signal. However, these techniques dissipate unfortunately high power, because
to reduce the thermal noise about factor of two, the oversampling rate has to
be increased by same factor of four. This leads to very high dynamic power
dissipation, proportional to the sampling rate.
2.3.1.2 Digital design challenge
The digital circuit design benefits definitely from CMOS scaling. Compared with
analog design, the digital circuits are driven by the logic levels, charging or dis-
charging the load capacitance at the output of digital circuits to the supply volt-
ages. So the characteristics of analog circuits, also referred to noise, mismatching
and linearity, are not very sensitive in the application. According to the same
criterion of power efficiency, we can clearly observe that the digital circuit design
with CMOS technology scaling dissipates lower power, while being able to achieve
higher speed. The power dissipation of digital circuits described by Eq. 2.18 is
determined by the supply voltage. So the power dissipation is reduced by the
scaling of supply voltages.
P = CLoad · V 2DD · f (2.18)
Furthermore, the transit frequency of MOS transistor is also increased with the
scaling of CMOS technology. This property enables the digital circuits to achieve
higher clock rates for high speed applications.
Based on the discussion and analysis above, the impact of CMOS technology
scaling on analog as well as digital circuit is summarized in Table 2.1. It shows
the direction that the characteristics of MOS transistor develop, along with the
scaling of CMOS technology. The key parameters of transconductance, intrinsic
gain, dynamic range and mismatching show a negative trend, whereas the char-
acteristics for digital applications illustrated by parameters of supply voltage and
transit frequency are improved by CMOS scaling.
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Table 2.1: Scaling effects for digital and analog design
Supply Voltage Gm Gain fT
Digital + ∗ ∗ +
Analog − − − +
Dynamic Range Mismatch Power Efficiency
Digital ∗ ∗ +
Analog − − +
“+”: positive trend; “−”: negative trend; “∗”: do not care
So far, we have analyzed the trend of technology development and impacts
of CMOS scaling on analog and digital circuits. Over time it will become more
apparent that the beneficial gap between digital and analog circuits will be further
enhanced. Especially for analog circuits the performance will be constrained by
the scaling of CMOS technology. But the world is analog, and analog circuits are
indispensable for analog signal. Therefore, to combine the advantages of digital
and analog circuits, the circuit designer tend to choose more digitally assisted
circuits.
For most applications Fig. 2.12 shows a general approach of the signal flows
between real world and the system. It is shown in part (a) that the signal is
digitized directly after filtering the disturbance signal from real world, so that
the number of analog circuits could be reduced conditionally. The associated
limitation caused by analog parts due to technology scaling and the operational
environment thereby is partially optimized.
Different approaches have been developed to improve the signal processing by
digital systems, while improving the power efficiency. One of them shown in part
(b) of Fig. 2.12 [29] introduces digital postprocessing to calibrate the system error.
This approach relaxes the limitations, which imposes analog circuit design due
to CMOS scaling. The drawback is that the algorithm of digital postprocessing
becomes more complex. But all of these methods principally share the common
aim that with respect to the performance of ADC the power efficiency can be
optimized and improved. In other words, the driving force of these approaches
is to pursue the maximum power efficiency of the ADC, as well as for the whole
systems.
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Figure 2.12: Signal processing system and interface
2.3.2 Power efficiency of ADCs
Since the introduction of semiconductor technology, there is huge number of
ADCs available to be utilized in the modern SoC. Regarding the structures and
operation algorithms, the ADCs consist of two categories generally, which are
Nyquist ADCs and Oversampling ADCs. Depending on constraints and require-
ments of different applications in the industry, the ADCs with different architec-
tures often need to be selected specifically to satisfy the specifications. In this
section the features of ADCs in terms of power dissipation, speed and efficiency
will be discussed in detail, as to familiarize with the background and to achieve
the overview.
Oversampling ADCs as Sigma-Delta ADCs are very popular for many indus-
trial applications, which require high resolutions. Oversampling ADCs principally
are operated by the combination of two signal processing techniques, which are
oversampling and noise shaping [38]. One of main errors causing the degradation
of the performance of Oversampling ADC is due to quantization errors. Through
oversampling techniques, PSD of quantization error is distributed in the larger
frequency band by oversampling, which results in lower PSD of quantization er-
ror. Thus, the resulting and integrated noise in the band-limited frequency range
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is reduced. Along with oversampling techniques, noise shaping techniques will
further reduce the quantization noise. In the way of filtering the quantization
noise, the main part of quantization noise is reshaped far away outside the band-
limited signal. Based on the combination of both techniques, the resolution of
oversampling ADC could reach values beyond 16 bits, as shown in Fig. 2.13 [39].
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Figure 2.13: DR versus Nyquist frequency
However, the Oversampling ADCs have also limitations, which are caused
unfortunately by oversampling and noise shaping techniques themselves. To de-
crease the quantization noise by a factor of oversampling ratio (OSR), which is
defined as the ratio of oversampling frequency to Nyquist frequency of the input
signal, the OSR is normally set to be 32...256, for example. So the dynamic
power dissipation, which is proportional to the sampling frequency, is consider-
ably high. Noise shaping techniques push the main part of quantization noise
far away from the input signal bandwidth, yet the successive decimation filtering
of the noise outside the signal bandwidth produces a long group delay and also
consumes enormous power. Hence, the Oversampling ADCs are not suitable for
applications that need small and medium resolutions, but require high conversion
rate and low power consumption.
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Totally different to the Oversampling ADCs, the Nyquist ADCs operate the
data conversion by means of exploring the signal binary over the full scale. The
input signal needs to be sampled at the Nyquist frequency, which is twice of input
signal bandwidth instead of oversampling frequency. So the power dissipation and
conversion rate of Nyquist ADCs are lower and faster than their counterpart in
general. However, for the Nyquist ADCs it is difficult to achieve high resolution.
This is due to the quantization errors, which can not be reshaped and filtered
as in Oversampling ADCs. Therefore, the topology of Nyquist ADCs becomes
dominant for resolutions up to 12 bits and conversion rates of maximum 2 GS per
second. Such applications include e.g. data compression and wireless transceiver.
The power efficiency of ADCs needs to be further improved. By performing
the first-order estimation of power and conversion speed of Nyquist ADCs the best
entry point for this aim is identified [40]. Fig. 2.14 shows at first the four mostly
used Nyquist ADC topologies, which are Flash, Pipeline, SAR and Tracking
ADCs. Traditionally, Flash ADC is in the favor of high speed application [41,
42, 43]. For N-bit converter, 2N − 1 comparators are parallel connected with
the entire quantization levels to perform the operation just in one clock cycle.
The decoder converts the thermometer codes to binary codes, dissipating also
extra power. Because the main part of power dissipation is caused by dynamic
switched comparators, the total power consumption of a Flash ADC is roughly
considered as 2N. Regarding the fact that the conversion is done and completed
within one clock cycle, the speed or conversion rate of Flash ADC is normalized to
1. Instead of accomplishing the data conversion within one clock cycle, Pipeline
ADC [6, 5] uses several stages to perform the conversion, and the number of stages
is proportional to the number of bits. The advantage of this topology over Flash
ADC is that the exponential number of comparators is reduced to the number of
bits. Therefore, the total power dissipation is enormously reduced. Furthermore,
in the inter-stage the residue amplifier is needed which consumes high power and
limits high-speed operation by its bandwidth. Thus, we would like to say that
the total power dissipation is larger than N with the conversion rate less than 1.
SAR ADC also uses several stages to convert the input signal and is operated in
the way similar to Pipeline ADCs. The difference between them is that instead
of processing the data in parallel as in Pipeline ADCs, the SAR ADCs execute
the binary search sequentially. The advantage of this approach for N-bit SAR
ADCs is to use only one comparator to accomplish the data conversion but at
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Figure 2.14: Conventional architectures of Nyquist ADCs
the expense of N clock cycles. Hence, the power consumption is simplified as 1
approximately, while the conversion is equal to 1/N.
Delta-encoded or Tracking ADC performs similar to SAR ADC, except that
the SAR ADCs execute the binary search over the full scale range, whereas the
Tracking ADC processes only one least bit (LSB) per conversion within one clock
cycle. The Tracking ADC achieves the shortest group delay and utilizes also only
one comparator. Therefore, the power dissipation, as well as the conversion rate,
is normalized to 1.
Since the ratio of power dissipation and conversion rate presents the charac-
teristics of power efficiency, it is well seen that the SAR ADCs have the clear
advantages in terms of power efficiency over all of the other ADCs if the full scale
range is searched, as shown in Fig. 2.15. But in practical applications the input
signal of ADCs does not always swing from rail to rail voltages like unit-step
signal. Especially for the application in power management the output signal
of DC-DC converter swings only with limited slew rate, so the ADCs with the
traditional binary search become unnecessary and consume lot of useless power.
In this case, the Tracking ADC promises an optimal starting point for the appli-
cation in power management to achieve the maximum power efficiency as shown
in Fig. 2.14.
After discussion and illustration of features of ADCs we summarize a brief
conclusion and emphasize that the Oversampling ADCs are in the favor of high
resolutions instead of low power and high speed applications. If the binary search
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Figure 2.15: FOM versus Nyquist frequency
over full signal range is required, SAR demonstrates the power-efficient advan-
tages over the other Nyquist ADCs as Flash and Pipeline ADCs. But for specific
applications in the field of power management the SAR ADCs are not an optimal
solutions, because Tracking ADCs can increase further the power efficiency and
the conversion rate, suiting the signal features of DC-DC converters.
2.4 Digital control vs. Analog control of power
management
DC-DC converters convert the input voltage to the output with different voltage
level. The conversion is implemented by using reactive storage components, e.g.,
inductor and capacitor, to improve the efficiency. Meanwhile, to keep the output
voltage stable, control loops are integrated in DC-DC converters. However, due to
the scaling of CMOS technology the pure analog controllers encounter increasing
challenges because of noise and process variation, which results in diminished
dynamic range. Consequently, the digitally assisted DC-DC converter becomes
more popular. In this section analog and digital controllers will be introduced
and discussed to provide the reader an overview of their features.
A typical switching power converter as buck converter is shown in Fig. 2.16.
The controller regulates the output voltage of DC-DC converters by using a neg-
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ative feedback loop in principle. In the voltage mode the analog controller senses
the scaled output voltage and compares it with the defined reference voltage.
Then the error voltage is amplified to adjust the duty of the pulse width in the
pulse width modulator (PWM). Depending on the duty ratio of PWM, the energy
from the power supply is fed to the filter comprising the reactive components of
inductor and capacitor. The filter stores and converts the energy losslessly, so
that the averaged value equal to the desired output voltage appears at the output
of DC-DC converters.
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Figure 2.16: Comparison of analog and digital control
Since the controller is in the feedback loop, the issue of stability in the closed
loop must be addressed. For the closed loop a phase margin of greater than 60◦
is required. Therefore, we consider the transfer function of the filter indicated in
Eq. 2.19
Vout
Vin
=
1
s2 · LCout + s · LR + 1
(2.19)
where Vin is the output of Output-driver, additionally L, Cout and the output
load resistance R are defined to be 1µH, 20µF and 2Ω, respectively.
It is found that the reactive components in the second order filter have oc-
cupied the entire available phase margin, as shown in Fig. 2.17. So the delay
introduced by the controller in the feedback loop would bring the system in the
state of instability. Therefore, the compensation of phase margin must be inte-
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grated into the error amplifier to make sure that the circuit is stable under the
required conditions.
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Figure 2.17: DC-DC output transfer function
It is also possible that the same loop transfer function realized in the analog
system is implemented in the digital control. The digital controller works actually
equivalent to the analog controller. Instead of the error amplifier, the ADC
samples the error voltage and provides it digitally to the successive digital filter
or PID. The task of digital filter is to guarantee the stability of the feedback
system by calculating and processing the digital signal. Upon the data stream
from the digital filter, DPWM adjusts the duty of the pulse width to achieve the
expected output voltage as the analog controller does.
Commonly the digital filter is realized as PID controller. The output voltage
translated into digital words by the ADC is calculated and processed by the PID
control block in accordance to Eq. 2.20 similarly
U(z) =
[
Kp +
Ki
1− z−1 +Kd ·
(
1− z−1)] · E(z) (2.20)
where Kp, Ki and Kd represent the coefficients of proportional, integral and deriva-
tive constants of the controller, respectively. U(z) is the command of PID to
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DPWM. After rearrangement, the equation can be rewritten as Eq. 2.21:
U(z) = U(z) · z−1 +
[
K1 +K2 · z−1 +K3 · z−2
] · E(z)
and K1 = Kp +Ki +Kd
K2 = −Kp−2Kd
K3 = Kd
(2.21)
The coefficients of PID determine the frequency response of the closed loop and
ensure that the control system works stable. Meanwhile, the tunable coefficients
demonstrate us one of the most powerful aspect of digitally assisted power man-
agement that the coefficients can be stored in the registers and can be modified
“on-the-fly”, if required. Unlike the analog controller, in which the characteristics
of the frequency response are already fixed by the produced silicon, the reusable
IP could be precisely configurated to adapt to overall dynamic response of con-
verters. Thus, the digitally assisted system is not only easy to be configurated,
but also robust against the process variation and the disturbance from the related
working conditions.
A suitable ADC for the application of power management to design remains
still the challenge for designer, because the PID in digital control system relies on
the data stream provided by the ADC. Only accurate processing of the error signal
by the ADC can result in proper voltage at the output of DC-DC converter. Also
the power dissipation of the ADC is critical, because a 6-bit ADC with 400KS/s
can consume even the power of tens of mW [44], which is too much for digital
DC-DC converters in mobile electronics. In addition to the power dissipation of
the ADC, the group delay or “dead time” is very crucial, because long group
delay leads the converter to be unstable. Given the fact above, we can say that
the design of low resolution ADC with low power but high speed is the key aim
in this work.
Before finishing this section, let us summarize and list the characteristics of
digitally assisted control system as:
Positive Negative
X Robust against processs deviation × High power dissipation of ADC
X Inherent noise immunity and digital control logic
X Flexible “on-the-fly” configuration × Low speed of ADC
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The characteristics of ADCs as interface circuits in digitally assisted DC-DC con-
verters play a dominant role and determine the performance of DC-DC convert-
ers. However, due to the constrains and limitations of digitally assisted DC-DC
converters, the design of an optimal ADC for DC-DC converters has special re-
quirements. Therefore, the new concept of current-mode delta-encoded ADC
with transient-driven self-clocking for digitally assisted DC-DC converters is in-
troduced, explained and discussed in this chapter.
3.1 Architecture
3.1.1 Current-mode tracking ADC
The performance of DC-DC converters depends on the characteristics of power
conversion efficiency. So the power dissipation of ADCs in digitally assisted DC-
DC converters should be as low as possible. Meanwhile, to ensure that DC-DC
converters work stable, even the disturbance occurs, the “dead time” of feed-
back control system, which is determined by the group delay of ADCs and filters,
should be as short as possible. Otherwise, the control feedback in DC-DC con-
verters cannot follow the signal variation simultaneously. If both requirements of
DC-DC converter are considered at the same time, they can be derived that the
high power-efficient ADCs are required for the application in digitally assisted
DC-DC converters.
As mentioned in the last section, SAR ADCs have the advantages to the other
kinds of ADCs. They achieve the best result in terms of power efficiency, if the
binary search over the whole operation scope of ADCs is necessary. Tracking ADC
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further improves the power efficiency, based on the operation mechanism similar
to SAR ADCs. The only difference between them is that the Tracking ADC
processes single LSB of data conversion during one clock cycle, but produces also
the shortest group delay. Therefore, we can say that under the specific conditions
and features, the Tracking ADC could bring the systems the most advantages
among the available ADCs.
To verify the possibility of application of Tracking ADC, the output voltage
characteristics of DC-DC converters are analyzed. In Fig. 3.1 one buck converter
with the output capacitance (Cout) of 20µF is assumed to be driven at 1MHz
per switching clock (fSWITCH). In the case of the load step, the maximum load
current is increased about 1A (∆ILoad = 1A) at the output of DC-DC converter,
the current is drawn from the capacitor and the inductor to supply the output
load. If in the worst case the current is only provided by the load capacitor, the
maximum slew rate (SR) of the output voltage is derived from Eq. 3.1:
VOutput
ILoad
t
t
1A
1 µs
50 mV
+
- ILoad
Cout
Figure 3.1: Slew rate of voltage in a DC-DC converters. With an output
capacitance of 20µF and a load current step of 1A the maximum voltage slope is
50mV in 1µs.
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I = C · ∂V
∂t
⇒ ∂V
∂t
=
I
Cout
SR =
∂V
∂t
=
1A
20µF
= 50mV/µs
(3.1)
When the input of the ADC is directly connected to the output of DC-DC
converters, the maximum voltage step at the ADC input per switching cycle
is 50mV. The voltage slew rate at the output of DC-DC converters is definitely
limited by two parameters, which are the maximum current change and the output
capacitance.
According to the analysis above, we can observe that the application of typi-
cal Nyquist ADCs is totally unnecessary. The Nyquist ADCs consume excessive
power by performing the binary search over the full scale range, whereas the unit
step swing at the output voltage of DC-DC converters from rail-to-rail supply
voltages will never happen due to the limited SR. Hence, the Tracking ADC pro-
vides an optimal solution for digitally assisted DC-DC converters. In accordance
to the output features of DC-DC converters, we propose our delta-encoded ADC
that operates at a minimum clock frequency of 12.5MHz. By defining the LSB
of 5mV the minimum slew rate of the digital output of the delta-encoded ADC
is 62.5mV/s, which is greater than the maximum voltage variation at the output
of DC-DC converters.
Fig. 3.2 shows the architecture of a synchronous current-mode delta-encoded
or Tracking ADC. The building blocks of the ADC are the main comparator,
a current-mode DAC (I-DAC) and digital counter control logic. Based on a
thermometer-coded current DAC, the input current converted by the input resis-
tor is compared with the I-DAC current by the main voltage comparator (Comp).
Upon the output of the main comparator the counter ramps up or down one LSB
unit current of the I-DAC during one clock cycle to compensate the input current,
until the equilibrium state is achieved so that the input current is equal to the
I-DAC current. The unit current of the I-DAC is set to 250 nA and is scalable
by setting the bias current from 100 nA to 400 nA. Through the input resistor of
20 kΩ the LSB unit voltage can be defined in the range from 2mV to 8mV to
facilitate diverse applications.
This ADC has the single-ended input. Compared with the structure of fully
differential inputs, the single-ended input suffers relatively from high noise, whereas
dissipating half power. Furthermore, this ADC operates in current mode instead
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Figure 3.2: Current-mode Tracking ADC
of voltage mode, because current mode converters are an efficient solution for
low power and high-speed (up to 100MHz [45, 46]) ADCs. The main advantages
of the efficiency rely on the facts, that, first of all, the current mode converter
relaxes the requirements placed on the low supply voltage with the improperly
scaled threshold voltage. In other words, the modern sub-micron technologies
with the low supply but high threshold voltage constrains the desirable signal
swing range. Secondly, by using current instead of voltage to represent the sig-
nal, the requirement for the resolution of comparators in the current mode can be
more relaxed. Comparators in Nyquist ADCs determine the resolution of ADCs.
In order to keep the same dynamic range in the ADCs with low supply voltage,
the LSB unit voltage has to be scaled proportionally with the reduced signal op-
eration range. However, the scaled LSB is very difficult to be identified by the
comparators, because the input-referred thermal noise of MOS transistors is kept
almost constant with scaling of MOS technology. So the input-referred thermal
noise of comparator in the wideband frequency may overwhelm the low LSB volt-
age. But by the use of unit currents as operation signal such constrains can be
easily overcome. The unit current in the range of nano ampere can be converted
to a large voltage by a resistor, which we defines specifically. Meanwhile, the
process operations of addition, subtraction and integration in the current mode
are also easily implemented as in the voltage mode.
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3.1.2 Self-clocked Tracking ADC
In addition to the limited output slew rate of DC-DC converters, another feature
of DC-DC converters is, when they are in the steady-state, the output of DC-DC
converters produces the expected DC voltage with the limited and small switching
ripple. But once the disturbance as the load step occurs abruptly at the output
of DC-DC converters, the output voltage varies significantly and fast. Hence, to
avoid missing of important information and to provide significant data to the DSP
promoting the digital feedback control to response simultaneously, the Tracking
ADCs have to increase their data conversion rate.
Vout,DC/DC
Steady-state Disturbance
time
frequency
Steady-state
Disturbance
Vout,DC/DC
Figure 3.3: Frequency spectrum at the output of DC-DC converters in
steady-state (left) and under disturbance (right)
But the synchronous Tracking ADCs used today are constrained by their
general disadvantage that is the trade-off between high conversion rate and high
power dissipation. As shown in Fig. 3.3, the output of DC-DC converters in the
case of load step has wide bandwidth in the frequency domain, which is far away
outside the output signal in the steady-state. In order to track the output of DC-
DC converters concurrently, the sampling frequency of the synchronous Tracking
ADCs has to cover at least twice the output bandwidth of DC-DC converters. As
a result, the synchronous Tracking ADCs have to be clocked at their maximum
frequency during the whole signal processing, whereas for the most time DC-
DC converters work actually in the steady-state. The utilization of synchronous
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Tracking ADCs in this case results directly in unnecessary power dissipation. To
overcome the above mentioned limitations of synchronous Tracking ADC and to
reduce the excessive power dissipation, a novel mechanism of transient-driven
self-clocking ADC is presented in this work.
3.1.3 Transient-driven Tracking ADC
The delta-encoded ADC with transient-driven self-clocking is presented in Fig. 3.4.
Based on the synchronous current-mode Tracking ADC shown in the Fig. 3.2, the
new architecture of this ADC is derived by adding two auxiliary comparators and
an asynchronous digital control logic to the synchronous current-mode Tracking
ADC.
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Figure 3.4: Block diagram of the asynchronous ADC
As already explained in section 3.1.2, a voltage-to-current converter (V/I)
is implemented by one input resistor of 20 kΩ. The input current is compared
with the I-DAC current. Depending on the output of the main comparator,
one LSB unit current of the I-DAC will be ramped up or down by the digital
control block, until the equilibrium state between the input current and I-DAC
is achieved. Finally the input current should match the I-DAC current. As the
synchronous current-mode ADC mentioned above, the unit current of the I-DAC
in this case is also 250 nA and can be adjusted by external bias current from
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100 nA to 400 nA. Additionally, all of comparators including main and auxiliary
are dynamic latched comparators. When the clock input Res is rising from
logic low up to logic high, the main comparator as well as auxiliary comparators
are regenerated from the reset mode to perform the comparisons. Once the
comparison of the main comparator is valid and settled at the rising edge of Res,
a comparison result will be produced at the outputQ. Moreover, the other output
Rdy in the main comparator, which indicates the end of comparison cycle, will
be also generated to be logic high. The power consumption of the whole ADC is
mainly due to dynamic performance of latched main and auxiliary comparators,
while the power dissipation from I-DAC, counter and asynchronous control circuit
is quite minimized.
The clock of the ADC is asynchronously self-generated as shown in Fig. 3.5.
In contrast to the synchronous ADC the asynchronous clock is variable during
the signal processing. The clock period, as well as the latency, is adjustable in
accordance to the event and conditions of applications. In other words, only
an asynchronous clock can achieve both low feedback latency and low power
dissipation beyond the Shannon-Nyquist requirements.
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Figure 3.5: State machine of delta-encoded ADC
Initially the main comparator is triggered by the rising edge of Res from
Idle state into Comparison state to start comparing the input signal. Once the
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comparison of main comparator is settled and the output is valid, the settling de-
tection of the main comparator sends a ready-signal Rdy=1 to the control logic
input comparison-ready CmpRdy. Once entering the state of comparator-ready
Comp Rdy and waiting a very short settling delay time, the main comparator
will be reset by the clock state machine. Meanwhile, the main comparator out-
put Rdy as well as Res are also cleared to 0 or logic low. Afterwards, the
signals of Rdy and Res are delayed by passing through the states Short Delay
or Long Delay, which is selected by the outputs of the auxiliary comparator. If
either output of both auxiliary comparators is logic high, the short delay state
will be selected. Otherwise, the long delay state is chosen. Through one of the
delay states the clock or Res signal is fed back to the Comparison state, where
the main as well as auxiliary comparators are triggered again to start a new
operation cycle.
The I-DAC is adjusted by the counter. The signals of Clk and Up/Down in
counter are controlled by the outputs Rdy and Q of main comparator through
digital control block respectively. Once the signal Rdy of main comparator is
set to logic high, the Clk input of counter will be triggered. At the same time
the Up/Down input of counter samples the value of Q of main comparator
through digital control block, increasing or decreasing one unit current source
incrementally.
The period of asynchronous clock is determined by the consecutive four states.
However, Comparison and Reset states represent the rising and falling edges
of clock among the four states. Their durations are only a fraction of nano
seconds, which can be neglected. Hence, the period of asynchronous clock is
mainly determined by the states of Short /Long Delay and Comp Rdy.
The states of short /long Delay are implemented by the delay inverter rings,
which will be explained in the successive sections. The selection of corresponding
delays is determined by the mechanism of the input transient detection, which
comprises two auxiliary comparators. The auxiliary comparator has an inter-
nally defined threshold voltage of 15mV. Both Auxiliary comparators are cross-
connected to create the threshold window of 30mV to detect the input slope. The
threshold window bounding the reference voltage of main comparator determines
whether the tracking error of this ADC crosses the threshold windows seen in
Fig. 3.6. If exceeded, which means that the input varies fast, one of the auxiliary
comparators produces a logic high at the output. As a result, the Short Delay
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state will be selected to reduce the clock cycle. Otherwise, the I-DAC clock
frequency will be kept as low as possible by choosing the Long Delay state to
minimize the energy consumption. Furthermore, to avoid disturbances caused
by kickback noise between the main and the auxiliary comparators, the auxiliary
comparators are operated on the inverted clock.
Vref
Positive Threshold
Negative Threshold
Aux_Cmp1 = 1
Aux_Cmp2 = 0
Aux_Cmp1 = 0
Aux_Cmp2 = 0
Aux_Cmp1 = 0
Aux_Cmp2 = 1
Figure 3.6: Operation range of the input signal transient detection
The state of comparison-ready Comp Rdy presents the time of settling the
comparison required by the comparators. If the ADC is operated by a syn-
chronous clock applied externally, the clock period needs to be larger than the
settling time of the comparator at least. For the fast mode application where the
highest speed operation needs to be achieved, this issue would cause unnecessary
timing restrictions. In particular, the settling time of a comparator is variable and
dependent on the input signal. More precisely, the settling time of the compara-
tor with larger differential input signal is essentially shorter than the comparator
with smaller input signal, as shown in Fig. 3.7.
Figure 3.7: Settling time of comparators with different input voltage
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By the use of an asynchronous concept in this work this issue of the settling
time of the comparator can be solved. As seen in Fig. 3.5, once the comparison
of main comparator is valid and settled, the generated clock signal is leaving
directly logic high phase and waiting in logic low phase. So that the settling
time of comparator represented by the state of Comp Rdy achieves the minimum
required value for correct operation of comparators.
Along with both delay states and comparator’s settling time, the correspond-
ing frequency of this ADC alternates between 12.5MHz and 50MHz, depending
on the input transient variation. The slew rate of the digital output value in this
ADC can be increased up to 250mV/µs. Once a disturbance occurs at the output
of DC-DC converters, it will be sensed by transient-driven ADC, which increases
the conversion rate to improve the fidelity of tracking of the analog input sig-
nal. But if the output voltage of the DC-DC converter varies slowly, the clock
frequency of the ADC is kept by this mechanism at a low sampling rate. This
mechanism does not only improve the conversion characteristics of the ADC, but
also the dynamic power efficiency, because the average sampling rate in the whole
time domain is reduced considerably.
3.1.4 Input bandwidth
The input bandwidth of the transient-driven Tracking ADC is extended by the
mechanism of threshold window. The Tracking ADC processes one LSB data
conversion during one clock cycle. If the input of the Tracking ADC crosses more
than one threshold level in less than one clock period, the traditional synchronous
Tracking ADC can not follow the signal variation simultaneously. So the slope
overload distortion will occur in the second sample [47].
To prevent the ADC from signal slope overload, the input signal slew rate is
limited to ∣∣∣∣δVinδt
∣∣∣∣ < LSB1/fsample = VFS/
(
2B − 1)
1/fsample
(3.2)
where VFS is the full scale input range and B is the resolutions of the ADC,
respectively.
Assuming that a sinusoidal signal is applied to the input, the maximum slope
of the input should be at the zero crossing. If fin,max and Vamp present the max-
imum bandlimited frequency of the input and the maximum amplitude of the
42
3.2 Stability
input respectively, Eq. 3.2 can be solved as:∣∣∣∣δVinδt
∣∣∣∣ =
∣∣∣∣δ (Vamp sin (2pifin,maxt))δt
∣∣∣∣
t∼=0
= Vamp · 2pifin,max (3.3)
Defining that Vamp is equal to VFS/2 and applying Eq. 3.2 to Eq. 3.3, we get
fin,max =
fsample
2B · pi (3.4)
For a given resolution of the ADC, the maximum input frequency is propor-
tional to the sampling frequency of the ADC. In the case of DC-DC converters,
where the output of DC-DC converters varies significantly due to occasional load
steps, for instance, but remains stable during the rest of the time, the sampling
frequency of nominal synchronous Tracking ADCs must be set considerably higher
to cover the high input frequency, which corresponds to high power dissipation.
In transient-driven Tracking ADCs, this constrain is improved, because the
sampling frequency varies during the data processing. As mentioned above, if
the input signal varies very fast and exceeds the threshold window, the sampling
frequency of this ADC is switched from 12.5MHz of the nominal mode to 50MHz
in the fast mode. Otherwise, the sampling frequency of this ADC remains un-
changed in its nominal mode, as long as the tracking error between the input
voltage and DAC feedback is within the range of the threshold window.
With a LSB of 5mV the maximal input frequency varies from 62 kHz to
249 kHz. Meanwhile the slew rate of the output of the transient-driven Tracking
ADC is increased from 62.5mV/µs up to 250mV/µs.
3.2 Stability
Whenever a feedback loop appears in circuits, the issue of stability must be
considered. This is also applicable to our proposed ADC with two feedback loops,
which are particularly critical to the stability. This section discusses stability issue
of the proposed ADC.
3.2.1 Modeling of the proposed ADC
The presented delta-encoded ADC comprises two feedback loops to realize the
transient-driven self-clocking performance. As mentioned in Fig. 3.4, the interior
loop triggers the comparison of the main and the auxiliary comparators, while
43
Chapter 3: Principle of proposed ADC
the outer loop tunes the output I-DAC incrementally to match the input current.
Therefore, the counter in Fig. 3.4 is considered as discrete-time(DT)-integrator
in this case. Depending on the outputs of both auxiliary comparators the delay
path for fast and slow modes will be selected to determine self-clocked frequency.
The main and auxiliary comparators can be considered together and modeled to
one block for easy analysis, because they share the common self-clocked trigger
to perform the comparison. So the function of main and auxiliary comparators
is simplified as seen in Fig. 3.8, where τ1 indicates the necessary delay path for
self-clocking of this ADC.
Vin
Rdy
Vref
t1
Iunit Integrator
Cout,IDAC
R Vx
Figure 3.8: Modeling of the presented ADC with double feedback
Generally multi-feedback loops appear mainly in multi-input multi-output
system (MIMO) instead of single input and output system. But if we consider
the details of this ADC again in Fig. 3.4, it is found that the counter or DT-
integrator is synchronized with the main comparator. Related to the clock of the
main comparator, the clock trigger to the counter or DT-integrator is delayed
by the settling time required by the main comparator. Given this fact, the two
feedback loops in terms of self-clocking can be modeled as single loop feedback
shown in Fig. 3.9.
So far, the presented ADC is modeled similarly to synchronous ADCs. How-
ever, this ADC is self-clocked and asynchronous, and the self-clocked frequency
is not constant during the signal processing. To avoid confusion, we focus on
the fast mode, in which the ADC is self-clocked at its highest available frequency
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Figure 3.9: Remodeling of proposed ADC with one closed feedback loop
of 50MHz. Because if the ADC works stable in the fast mode for high speed
operation, it can also work stable in the slow mode at the low clock frequency.
To answer the question of stability for this ADC, we must consider whether the
voltage of Vx can be settled during one clock period of comparators, so that the
error signal ε is always kept below a half LSB. The verification of stability could
be performed by means of miscellaneous criteria in terms of frequency response.
Among them “Barkhausen’s Criterion” is one suitable option, especially for single
loop feedback as shown in Fig. 3.10.
A(s)
ß(s)
X(s) Y(s)
Figure 3.10: Basic negative feedback system
The basic principle of this criterion means that the gain goes to infinity and
the circuit begins to oscillate, when∣∣β(s) · A(s) = 1∣∣ (3.5)
∠β(s) · A(s) = −180◦ (3.6)
To prevent an undesired oscillation, the loop gain must have a magnitude less
than one at a phase shift of 180◦, or the phase shift must be smaller than 180◦,
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when the gain is one. Only if this requirement is fulfilled, the system can work
stable and achieve the expected performance.
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Figure 3.11: Small signal modeling of proposed ADC with open loop
feedback
According to the model of Fig. 3.9, the signal flow is derived in Fig. 3.11, where
the voltage of the output is fed back. The LSB represents an LSB voltage of Iunit ·
R. The non-delaying integrator is operated at the same frequency of 50MHz as
the main comparator. When the output of main comparator is integrated by the
counter, the feedback voltage is subtracted from the input Vin. At the input node
of the comparator the resistor of the V/I-converter and the output capacitance
of the I-DAC create a RC-lowpass filter (“LPF” in Fig. 3.11). The RC-lowpass
filter (see Fig. 3.9) delays the settling of the LSB voltage unit step before it is
passed to the input of the main comparator. Then a linearized comparator with
average gain (GC) and quantization error (Eqe) amplifies the voltage error and
converts it to digital logic level.
The low pass filter (LPF) can be described as:
flp(s) =
1
s·Cout IDAC
R + 1
s·Cout IDAC
=
1
1 + s
s−3dB
(3.7)
where
s−3dB =
1
R · Cout IDAC
Meanwhile, in the steady-state of ADC the output of the LPF is equal to or less
than a half LSB unit. So the average gain for linearized comparator is:
Gc =
Vdd
VLSB
(3.8)
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where Vdd = 1.5V in this work, and VLSB = Iunit · R. So the open loop transfer
function could be presented as:
H(s) = flp(s) ·Gc · 1
1− z−1 · VLSB (3.9)
Inserting Eq. 3.16 and Eq. 3.8 in Eq. 3.9, the open loop transfer function is written
as:
H(s) =
1
1 + s
s−3dB
· Vdd
VLSB
· 1
1− z−1 · VLSB
=
Vdd
1 + s
s−3dB
· 1
1− z−1
(3.10)
3.2.2 Frequency response
The frequency response is determined mainly by the low pass filter and the in-
tegrator. The integrator is a non-delaying integrator, which means that there is
no delay between input and output of the integrator. The counter or integrator
operates in discrete-time domain and is expressed in z-domain. But to explore
the characteristics of the magnitude and phase responses we must express the
frequency characteristics of the integrator:
Hintegrator =
z
z − 1 ⇒
ej2pi
f
fs
e2pi
f
fs − 1
(3.11)
With Eulers formel the transfer function of a non-delaying integrator is expressed
as:
Hintegrator =
cos
(
2pi f
fs
)
+ j sin
(
2pi f
fs
)
(
−1 + cos 2pi f
fs
)
+ j sin
(
2pi f
fs
) (3.12)
The magnitude of integrator is
|Hintegrator| = 1∣∣∣(−1 + cos 2pi ffs)+ j sin(2pi ffs)∣∣∣
=
1
2
∣∣∣sin pi ffs ∣∣∣
(3.13)
The phase of integrator can be written:
∠Hintegrator (f) = ∠ (nom)− ∠ (denom)
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After using trigonometric relations (cos (2x) = 1 − 2 · sin (x)2, sin (2x) = 2 ·
sin (x) cos (x)), the phase response of integrator is derived as:
∠Hintegrator (f) = 2pi
f
fs
−
(
pi
2
+ pi
f
fs
)
= pi
f
fs
− pi
2
, 0 < f < fs (3.14)
According to the Eq. 3.13 and Eq. 3.14, the frequency response of integrator sam-
pling at 50MS/S is shown in Fig. 3.12.
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Figure 3.12: Frequency response of non-delaying integrator
At the DC state the phase contribution of integrator is −90◦, while at the
Nyquist frequency, which is default defined in discrete-time domain as fs/2, the
phase shift is 0◦. To achieve the sensible stability of the ADC, the phase margin
of the open loop at the frequency, where the magnitude is equal to one, should
be about 70◦. At −3 dB frequency the low pass filter contributes −45◦
∠LPF (f−3dB) = −45◦ (3.15)
If the phase margin of the open loop should be 70◦, the allowed phase of the
integrator can be calculated:
70◦ = 180◦ + ∠LPF (f−3dB) + ∠LPF (Integrator)
−110◦ = −45◦ + ∠LPF (Integrator)
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then
⇒ ∠ (Integrator) = −75◦ (3.16)
Referred to Fig. 3.12, we can approximately obtain that the pole frequency of
low pass filter should coincide with the frequency of integrator, which is equal to
or larger than 5MHz.
From Eq. 3.15 the −3 dB frequency of the first-order low pass filter in this
work is derived as:
f−3dB =
1
2pi (R · Cout IDAC)
Applying f−3dB = 5MHz and R = 20 kΩ to the equation above, we get
Cout IDAC ≤ 1
2pi (R · f−3 dB)
∼= 1.55 pF (3.17)
After analyzing the frequency response of integrator and estimating the max-
imum allowed capacitance, all of the sub-blocks could be combined together to
verify the characteristics of the open loop. However, Eq. 3.10 comprises contin-
uous and discrete-time domains, which are not compatible for the verification
simultaneously. Thus, one of them must be transformed into the other domain.
Applying the Fig. 3.11 to Fig. 3.10, where fs represents the sampling frequency of
50MHz, the open loop transfer function in the s-domain is illustrated in Fig. 3.13
Despite that the phase margin at the unit magnitude is 60◦, which is about 10◦
smaller than we calculated in Eq. 3.16, the stability of our ADC is not disturbed
by the small deviation. Additionally the capacitance used in the Fig. 3.13 is set
to the maximum allowed value. But the practical parasitic capacitance from the
design is smaller than 1.55 pF as mentioned in Eq. 3.17. So using the extracted
value of parasitic capacitance of 0.27 pF described in the script below, the actuall
−3 dB frequency of the LPS is about 28MHz. Therefore, the phase margin is
increased up to 100◦ as seen in Fig. 3.14.
By all means, from Fig. 3.13 and Fig. 3.14 we can ensure that as long as the
parasitic capacitance is smaller than the maximum value of 1.55 pF, our ADC is
always kept stable.
The script describing the frequency response of open loop of the proposed
ADC is listed below. The simulation system tool is recommended to use ScicosLab
4.4.1.
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Figure 3.13: Open loop frequency response of the presented ADC with
maximum allowed capacitance
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Figure 3.14: Open loop frequency response of the presented ADC with
capacitance extracted from design
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//−−−−−−beg inning −−−−−−−−−−−−−−−−−−−
z = poly (0 , ’ z ’ ) ;
s = poly (0 , ’ s ’ ) ;}
//−−−−−−LSB −−−−−−−−−−−−−−−−−−−−−−−−
// the LSB uni t cur r ent source i s 250 nA
Iun = 250e−9;
// the input r e s i s t a n c e i s 20 kOhm
R = 20 e3 ;
// the l s b un i t vo l t age i s 5 mV
Vlsb = Iun∗R
//−−−−−−Low pass f i l t e r −−−−−−−−−−−−−
// the capac i t ance s are caused by cascode ,
// mirror t r a n s i s t o r and input o f comparator .
// 1 . capac i tance o f mirror t r a n s i s t o r
cdd m = 1.012 e−15;
cgd = 1e−15;
c m = cdd m + cgd ;
// 2 . capac i tance o f cascode t r a n s i s t o r
cdd cas = 0.37 e−15;
cgd = 0.33 e−15;
c c a s = cdd cas + cgd ;
//1+2. capac i tance o f un i t cur r ent source
Cunit = c m + c ca s
// 3 . capac i tance o f input t r a n s i s t o r o f comparator
cdg = 5e−15;
cgg = 17 .6 e−15;
cgs = 9e−15;
Ccom = cdg + cgg + cgs
//−−−−−−the t o t a l capac i tance−−−−−−−−−−−
Ctota l = 65∗Cunit + 3∗Ccom
//Ctota l = 1 .55 e−12;
// p l o t the continuous−time system in t r a n s f e r form
S 3db = 1/(R∗Ctota l ) ;
f 3db = S 3db/2/%pi ;
f l p 1 = 1/(1+ s /S 3db ) ;
f l p 1 = s y s l i n ( ’ c ’ , f l p 1 ) ;
s c f ( 1 ) ;
c l f ( 1 ) ;
bode ( f l p 1 , 1 e4 , 1 e9 , ’ f lp1 ’ ) ;
//−−−−−−averaged gain o f comparator−−−−−
Orms = 1 . 5 ;
Verr = Vlsb ;
Gc = Orms/Verr ;
f comp = Gc ;
//−−−non−delay i n t e g r a t o r in the feedback loop−−−
Tsample = 20e−9;
//−−−−−−d2c trans format ion−−−−−−−−−−−−−−−
f i n g t = z /( z − 1) ;
f i n g t = s y s l i n (Tsample , f i n g t ) ;
f i n g t = horner ( f i n g t , (2+s ∗Tsample ) /(2− s ∗Tsample ) ) ;
//−−−−−−open loop t r a n s f e r funct ion−−−−−−−−−−−−
H = f l p 1 ∗ f comp∗ f i n g t ∗Vlsb ;
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H = s y s l i n ( ’ c ’ , H) ;
s c f ( 2 ) ;
c l f ( 2 ) ;
bode (H, 1e5 , 1e8 , ’ Frequency response o f open loop ’ ) ;
3.3 Dynamic behavior
Before we begin with concrete circuit design, the new concept must be verified.
The characteristics must comply with the frequency response and the transient
behavior requirements. Nowadays different approaches can be used to accomplish
this task, for instance, Verilog-A and Simulink (Matlab). But no matter what
kind of software, all of them apply the mathematical algorithm to describe the
ideal functional behavior of circuits, verfying its dynamic behavior over time. In
this work ScicosLab 4.4.1 is used to perform this verification, and this system tool
is freeware.
3.3.1 Dynamic system
The specific introduction of a dynamic functional modeling of the proposed ADC
is described in Fig. 3.15. This system model consists mainly of four blocks, which
are digital control, main and auxiliary comparators, as well as V/I converter and
IDAC. The integrator, IDAC and V/I Converter, which are already shown in
Fig. 3.4, are combined together in one functional block V/I converter& IDAC.
Its output depicted as Vcmp+ will be compared by the main comparator as well
as auxiliary comparators with the reference voltage to adjust the output of this
ADC and the self-clocked frequency. The outputs of digital control block used
as clock triggers to main comparator, auxiliary comparators and the integrator
are depicted as Res, Res aux and CLK IDAC respectively. And these signals
are featured as event impulse in this model, because the event signal as available
activation signal in ScicosLab is used to activate the fundamental blocks to sample
the input and to perform the signal processing.
The V/I Converter is implemented by one single resistor in the physical level
and this resistor is connected with the output of IDAC. Due to the parasitic ca-
pacitance from IDAC and the associated comparators, the V/I Converter with
the parasitic capacitance forms a low pass filter. To verify the frequency response,
the maximum capacitance, which is extracted from the schematic of the proposed
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ADC, is used in calculations of section 3.2.2. But for the exploration of the dy-
namic behavior, the currents of the IDAC and the associated parasitic capacitance
will be switched on or off incrementally over time as the integrator output in-
creases or decreases. Therefore, the working principle of V/I converter& IDAC
can be also described as low pass filter shown in Fig. 3.16, but the number of unit
current source and the associated parasitic capacitance in the integrator vary
incrementally over time.
Vin Vcmp+
Iunit-1 Cunit
R
Iunit-2 Cunit Iunit
Figure 3.16: Low pass filter with variable current source
Depending on the output of the integrator, we get
Vin − Vcmp+
R
= (Vcmp+ · sCunit + Iunit 1) · · · (Vcmp+ · sCunit + Iunit 2)+Iunit (3.18)
After rewriting the Eq.3.18, V/I converter& IDAC can be indicated as:
Vcmp+ =
Vin − Iunit ·R−R · (Iunit 1 + Iunit 2 + · · · )
1 + sR · (Cunit 1 + Cunit 2 + · · · )
=
Vin − Iunit ·R− Iunit ·R ·Gint
1 + sRCunit ·Gint
(3.19)
Where Gint represents the integrator or counter, which incrementally switches on
or off the unit current source in the IDAC.
In ScicosLab Eq. 3.19 can be realized in Fig. 3.17 by using fundamental mathe-
matic operators. Besides, Eq. 3.19 considers mainly the effects of parasitic capac-
itances of IDAC. If the other parasitic effects need also to be taken into account,
such as the input capacitance from comparators, this equation can be further
used by modifying the denominator. Although Eq. 3.19 contains continuous vari-
able as well as the integrator Gint in discrete-time domain, which is decribed as
1/ (1− z−1) in ScicosLab, both are still compatible and could be simulated si-
multaneously, because the ScicosLab is activated by the event impulse spread in
time space.
The Main comparator is modeled in Fig.3.18. The behavior is described by
the block of Scifunc, which is activated by event impulse driven pin of Res as
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R*I
R*C
Vin
U/D
Vcmp+
Counter
Vin-I*R-I*R*Gint
1+s*R*C*Gint
Figure 3.17: VIC and IDAC
clock trigger. If the differential input of the comparator Vin diff is bigger than
zero, output Q is logic high, otherwise logic low. Similar to the modeling of main
comparator, the same architecture can be also applied to describe the behavior of
auxiliary comparators. The auxiliary comparators have the input offset voltage to
Q
Sci-
func
Vin_diff
Vcmp+
Vcmp-
Figure 3.18: Functional model of main comparator
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create the threshold window. For the functional model this operation is expressed
by mathematical algorithms from the library of ScicosLab.
The digital control block shown in Fig. 3.19 produces the clock triggers for
IDAC, auxiliary comparator and main comparator respectively. The clock trig-
gers of ScicosLab are featured as event impulses. The clock triggers for compara-
tors will be deferred either through fast mode or slow mode, depending on the
outputs of auxiliary comparators. The blocks in dark shade are defined to be
slow mode.
Rdy
CLK_IDAC Res_aux Res
Short
Delay
long
Delay
Edge
Trigger
Short
Delay
Edge
Trigger
1
2
Vcmp_aux
long
Delay
Figure 3.19: Functional model of digital control
3.3.2 Simulation of model
Fig. 3.20 shows the signals already defined in Fig. 3.4. It is seen that the negative
input of main comparator Vcmp− is constantly set to 750mV, while the input
signal Vin is set to be 0.9V initially, So the tracking error signal depicted as Vcmp+
in this case, deviates significantly from its negative reference voltage Vcmp−. Due
to the deviation that is larger than the threshold window of 30mV defined by the
auxiliary comparators, the clock frequency of the ADC is increased up to 50MHz
as expected. With the tracking error voltage reaching Vcmp− and returning into
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Figure 3.20: Transient verfication of functional behavior
the range of threshold window, the clock frequency is reduced again down to
12.5MHz. At the time 1.0µs Vin steps about 0.1V up to 1.0V and at the time
2.0µs Vin steps again about 0.2V down to 0.8V. The clock signal behaves as
1.60e-006 1.65e-006 1.70e-006 1.75e-006 1.80e-006 1.85e-006 1.90e-006 1.95e-006
0.73
0.74
0.75
0.76
0.77
0.78
y
(Time)
Figure 3.21: Stability of tracking error signal
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same as in the beginning phase. In other words, as Vin varies fast, leading the
tracking error signal to exceed the threshold window, the clock frequency is self-
increased by the ADC. Otherwise, the ADC is operated in its nominal mode of
12.5MHz, where the tracking error signal seen in Fig. 3.21 steps up and down one
LSB around the reference voltage. Therefore, we can say that the new concept of
the proposed ADC is proven to be realizable, and its dynamic signal flow matches
also the specification as expected.
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Design of novel dynamic latched
comparator
A comparator is widely used in different applications. Especially for ADCs the
characteristics of comparators determine directly the resolution or dynamic range
of ADCs. The mostly used comparators are latched comparator instead of contin-
uous. The advantages of latched comparators are based on the positive feedback
in the latch circuits, resulting in fast settling of comparison.
Vin_p Vin_n
Vout
Figure 4.1: Continuous comparator
For continuous comparators shown in Fig. 4.1 the operational amplifier nor-
mally would be used to drive the successive inverter and generate the output.
If continuous comparators are applied in high speed applications, an operational
amplifier with high bandwidth is required, consuming a lot of power. This does
not match our criteria of high power efficiency. Hence we restrict our search on
latched comparators.
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4.1 Kickback noise
Although the latched comparators perform faster than their continuous counter
parts, they are predominantly limited by kickback noise, thermal noise and mis-
matching. These phenomena disturb the performance of latched comparators,
limiting the dynamic range of ADCs.
Among the disturbances, kickback noise is a special problem, because it is
related to the pre-amplifier and the input source. The root cause of kickback
noise is due to the linking parasitic capacitance of MOS transistor. As seen in
Fig. 4.2, the comparator is based on a regenerative latch of two inverters. In
the reset phase, both inverters are shorted by the switch. Once the switch is
opened, the positive feedback regenerates the outputs to supply rail voltages,
respectively. But the large variation of output voltages produces large current
spike that is fed through the gate-drain capacitance of the input transistors back
to the input nodes. Across the input impedance the injected current produces a
kickback noise voltage, which disturbs the input signal, as depicted in the Eq. 4.1.
This kickback noise is called differential kickback noise.
Ikickback = Cgd · ∆Vvar
∆t
Vkickback = Ikickback ·Rinput
(4.1)
Figure 4.2: Root causes of kickback noise generation
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In addition to the differential kickback noise, the clocked input generates also
the common-mode kickback noise through the coupled capacitor, which com-
prises not only the gate-drain capacitance but also the gate-source capacitance.
Especially when the input of comparators has an asymmetric impedance, the
common-mode kickback has even worse effect.
In ADCs [48, 49], where the input impedances are asymmetric and compara-
tors are connected in parallel, the common-mode kickback noise current over the
asymmetric impedance considerably disturbs the input signal, leading to wrong
decision results of comparators and limiting the performance of ADCs. Therefore,
a novel dynamic latched comparator using common-source input transistors and
a decoupling mechanism for reducing the common mode as well as differential
kickback noise is presented in the following sections.
4.1.1 Analysis of latched comparator architectures
Before we go into the details of our comparator design, a review of available
latched comparators will be useful to achieve an overview and background of
comparators in terms of power consumption, speed and kickback noise. Com-
monly three kinds of latched comparators are used in the applications of ADCs,
which are static, class-AB and dynamic latched comparators. Each of them has
its own advantages or disadvantages compared to the others. Depending on
the given requirement, the suitable comparator among them needs to be chosen
specifically.
Fig. 4.3 shows the static latched comparator, which consists of a pre-amplifier
and a latch stage. Similar to continuous comparator above, the advantage of this
latched comparator is its low kickback noise, because the inputs are indirectly
connected to the outputs by the preamplifier. But the speed of regeneration is
limited by the current sources, and the preamplifier limits also the bandwidth of
comparator and dissipates static current. To achieve the high bandwidth of the
preamplifier for high-speed application, large static biasing current is necessary
as in [50]. Therefore, the static latched comparator is nearly as consuming as
continuous comparators in terms of power dissipation.
Compared to static latched comparators, the class-AB latched comparator
shown in Fig. 4.4 settles much faster, because it has no pole caused by a pre-
amplifier as in the static latched comparator. Furthermore, the cross-coupled
inverters provide large current for the regeneration. A disadvantage is that the
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VDD
VIP VIN VON VOP
reset reset
Figure 4.3: Static latched comparator
input transistors are directly connected to the output nodes that swing from rail-
to-rail supply voltages respectively. So a high kickback noise is generated and
injected through gate coupled capacitance to the input. In recent publications
[51, 52] some improvements have been done. The basic principle is to decouple
the input transistor from the outputs by active switches, before the differential
output swings to its full level. But the required cascode transistors in [51] limit
the common mode range and the Reduction Techniques II in [52] requires also an
additional precise non-overlapping clock with accurate timing. Furthermore, the
input stage dissipates always static power, which is unfavorable for our require-
ment regarding power efficiency.
VDD
VIP VIN
VON VOP
reset
reset
Figure 4.4: Class AB comparator
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The typical dynamic latched comparator shown in Fig. 4.5 [49] is the most
power-efficient comparator, because it has no pole at the preamplifier stage and
no static current as the other latched comparators. This comparator performs
also very fast due to the cross-coupled inverters, which provide large current
as in the class-AB comparator. But it produces the highest kickback noise at
the input. Not only the differential kickback noise as in the class-AB latched
comparator, but also the common-mode kickback noise is very critical. This is
caused by the large voltage variation of the Drain and Source (D/S) nodes of
the input differential pair. In the reset phase, the drain nodes of the input pair
(VDrain P/VDrain N) are reset to VDD and the source nodes of input pair (VSource)
float also at high voltage level; once the comparator is triggered into regeneration
phase, the D/S nodes of input pair start falling. This large variation of falling
D/S nodes of input pair produce large common-mode kickback noise through the
gate capacitances of the input transistors. Furthermore, this comparator has four
transistors in stack instead of three, slowing its settling speed and increasing its
minimum supply voltage, when compared to the class-AB latched comparator.
VDD
VIP VIN
VON VOP
reset
reset reset
VDrain_P
VSource
VDrain_N
Figure 4.5: Dynamic comparator
The characteristics of differential kickback noise have been optimized by a
double tail latched comparator [53], which is shown in Fig. 4.6. This comparator
has two stage configuration. The first stage is dynamic clocked differential stage
(bottom), and the second stage is a regeneration latch with common-source input
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pair (M10/M11). In reset mode, where Clk is logic low, the voltages of Di+/−
are pulled up to VDD. When Clk is rising from logic low to logic high, Di+/−
start falling from VDD, and the first stage amplifies the slew rate difference.
After regeneration Di+/− are pushed to ground, turning M10 and M11 off. So
no static current will flow through the comparator. Compared to the traditional
dynamic comparator, the differential kickback noise is significantly improved,
because the outputs are separated from the inputs by the input stage. However,
this comparator still suffers from high common-mode kickback noise due to the
clocked input stage.
VDD
M7
M5
Clk M12
M2 M4
M1 M3
M8
Clk
Clk
M6
M9
In+ In-
M10 M11
Out+
Out-
Di- Di+VDD
Figure 4.6: Double-tail dynamic latched comparator
4.1.2 Proposed comparator
Regarding the analysis above, reducing the common-mode kickback noise as well
as differential kickback noise is the key aim of the novel dynamic latched com-
parator. Fig. 4.7 shows the circuit of the novel dynamic latched comparator.
64
4.1 Kickback noise
Unlike the comparator in Fig. 4.6, the proposed comparator uses only one stage
to perform the operation. The input pair is implemented by the common source
pair M11 and M12 (CS) [54].
VDD
VIP VIN
reset reset
³1
³1
XNOR
D+
D–
XNORXNOR
M1
M2
M3
M4
M5 M6
M7 M8
M9 M10
M11 M12
Vdr_P Vdr_N
VOP
VOP
VON
VON
Vdr_P_cas
Vdr_N_cas
Figure 4.7: Dynamic latched comparator with reduced kickback noise
The input common source transistors sink the current from the regenerative
cross-coupled inverters (M1/M2 and M3/M4). In the reset phase (Reset=0), the
PMOS M7 and M8 are switched on, clamping Von and Vop to VDD. The switches
M9 and M10 are switched on, driven by the XNOR gate, which is controlled by the
output signals Von and Vop. OnceReset goes high during the regeneration phase,
the NMOS transistors M5 and M6 are turned on, whereas PMOS transistors M7
and M8 are switched off. So the voltages at Von and Vop start falling from VDD.
Depending on the current drawn by the CS input pair M11 and M12, the slew
rate difference between the falling voltages of Von and Vop will be further enlarged
by the regenerative cross-coupled pair, until the comparator outputs reach the
supply rail voltages.
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Compared to the dynamic latched comparators of Fig. 4.5, this comparator
produces less common-mode kickback noise. This is due to the use of a common-
source input pair, whose gate-source capacitances are always connected to ground.
The large voltage switching of source nodes as in many other dynamic latched
comparators is thereby avoided. As a result, the common-mode kickback noise
caused by the gate-source coupled capacitance is totally suppressed.
Furthermore, the differential kickback noise is also significantly reduced. Just
as the voltage difference between Vop and Von starts to be enlarged by the positive
cross-coupled inverters at the beginning of the regeneration phase, the inverter-
buffers connected to Vop and Von will amplify the voltages. Thereby the XNOR
gate will be triggered by the buffer amplifier and turn off the switches M9 and
M10. This leads to a decoupling of the CS input pair from the output nodes Vop
and Von, before the voltage variation of Vop and Von is further enlarged until it
reaches the supply rail voltages. Therefore, the differential kickback noise caused
by the large variation of output nodes is significantly reduced by the decoupling
mechanism of the switches in series to the input transistors.
4.1.3 Verification, comparison and analysis
To demonstrate the advantages of this novel dynamic latched comparator over
other dynamic latched comparator, both comparators are simulated under the
same conditions. The typical and proposed dynamic latched comparators, which
are shown in Fig. 4.5 and Fig. 4.7, are implemented in 0.13µm CMOS technol-
ogy. The dimensions for both comparators are defined in Table 4.1 and Table 4.2,
respectively.
Table 4.1: Dimensions of typical dynamic latched Comparator in Fig. 4.5
M1 M2 M3 M4 M5 M6
W (µm) 8 24 8 24 2 2
L (µm) 0.2 0.2 0.2 0.2 0.2 0.2
M7 M8 M9 M10 M11
W (µm) 2 2 8 24 24
L (µm) 0.2 0.2 0.2 0.2 0.2
The input resistors of 20 kΩ are connected in series with the inputs of both
comparators as shown in Fig. 4.8. The resistors simulate the resistance of a V/I
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Table 4.2: Dimensions of Proposed Comparator in Fig. 4.7
M1 M2 M3 M4 M5 M6
W (µm) 8 24 8 24 4 4
L (µm) 0.2 0.2 0.2 0.2 0.2 0.2
M7 M8 M9 M10 M11 M12
W (µm) 2 2 4 4 24 24
L (µm) 0.2 0.2 0.2 0.2 0.2 0.2
converter connected to I-DAC. At the same supply voltage of 1.5V the transis-
tors of the input pair, the cross-coupled inverters and the switches in the typical
dynamic comparator use the dimensions equal to that defined in the proposed
comparator, respectively. Unter the same setup conditions, the performance dif-
ference of both comparators will be observed and analyzed in this section.
New
Architecture
Standard
Dynamic
Comparator
Figure 4.8: Testbench of kickback noise simulation
In Fig. 4.9 the simulation results of a standard dynamic comparator are shown.
In the reset phase the D/S nodes VDrain P/VDrain N of the input pair are pulled up
to VDD of 1.5V and high potential of about 1V, respectively. When Reset is
rising, the voltages of drain and source nodes start falling from 1.5V and 1V to
ground in the regeneration phase. The large voltage variation produces obviously
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high kickback current. In this case, the peak current is about 20µA, which is
measured at the gate of the inputs. Moreover, the most important thing is that
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Figure 4.9: Simulation of standard dynamic latched comparator
both currents flow in the same direction. That means the main kickback noise for
the dynamic latched comparator comes actually from the common-mode kickback
noise instead of differential kickback noise. If the differential kickback noise would
be larger than the common-mode kickback noise, the currents should flow in
complementary directions, not in the same direction. Of course, the differential
kickback noise has also some contributions to the disturbance. However, its peak
value is only about 5µA, which is much less than common-mode kickback noise.
Hence we can say that the dynamic latched comparator suffers mainly from the
common-mode kickback noise.
In Fig. 4.10 the simulation of the proposed comparator is shown. In the new
comparator the kickback noise is significantly improved. As we see, the common-
mode kickback noise current is reduced down to 6µA, which is less than one third
of the standard dynamic comparator. And the differential kickback noise current
is also reduced to 2.5µA, which is only the half of the value in the standard
comparator.
The reason for the improvement is based on two facts. First of all, the source
nodes of the input pair transistors are always connected to ground. Secondly in
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Figure 4.10: Simulation of proposed dynamic latched comparator
the reset phase the drain nodes of the input transistors are set to ground instead
of VDD, compared to the standard dynamic comparator. When Reset is rising,
the voltage step at the drain nodes is limited to 0.5V.
Furthermore, differential kickback noise is also reduced by a decoupling mech-
anism. The decoupling mechanism in the proposed comparator is implemented by
a self-controlled switching of the transistors M9 and M10. Controlled by the sig-
nals Von and Vop, the signal XNOR turns the switches M9 and M10 on or off. As
shown in Fig. 4.10, just at the time point when the deviation of Vdr P cas/Vdr N cas
is raised to 0.2V, the signal XNOR is already fallen to ground and hence the
input pair is decoupled from Von and Vop. As a result, the deviation of both
kickback noise currents is limited to a peak value of 2.5µA much less than in the
standard comparator. So the differential kickback noise is considerably reduced.
According to the injected currents, the kickback noises of both comparators
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measured across an input resistor of 20 kΩ are shown in Fig. 4.11 (a) and (b),
respectively. The kickback noise of the proposed comparator is about 120mV,
whereas the noise of the typical dynamic comparator is about 400mV, which is
more than three times of the new architecture.
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Figure 4.11: Comparisons in terms of kickback noise
4.2 Short settling time
Besides the low kickback noise, the presented comparator performs faster than the
standard dynamic latched comparator. This is based upon the common-source
input pair transistors, which enhance the input voltage difference of the latch.
To determine the short settling time of the proposed comparator, the back-to-
back inverters building up the latch stage of dynamic comparators are analyzed
in this section. Along with stardard dynamic comparator, a comparison between
the proposed and standard dynamic comparator is performed to demonstrate the
advantages of the proposed comparator.
A typical latch, which consists of back-to-back inverters, has one metastable
state. Without any disturbances and noise, both inverters share the same voltage
at their input and output. But in practice thermal noise or parasitic disturbances
will trigger the latch to leave its metastable state and enter into one of the latch
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states. The time during the state transition from metastability to absolute sta-
bility is the settling time of comparator [16].
Based on this analysis, the latch stage is linearized around the DC operating
point of the metastable state. Looking at the transistor level, the model of the
inverter with its output capacitance, transconductance and output resistance can
be simplified to the circuit in Fig. 4.12. The small signal modeling of the latch
is derived as shown in Fig. 4.13, where each inverter in the latch is considered
as an OTA with the transconductance Gm. Cox represents load and parasitic
capacitances at the output.
GmVx ro Cox
VyVx Vy
Figure 4.12: Small signal modeling of inverter
Cox
Vy
Gm
Gm
Cox
Vx
Figure 4.13: Modeling of latch
The sum of the current at each inverter node must be zero:
Cox · δVy
δt
+
Vy
ro
+Gm · Vx = 0 (4.2)
Considering both inverters together, the first-order differential equations of each
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output of latch can be derived as:
δVy
δt
+
Vy
Cox · r0 = −
Gm · Vx
Cox
δVx
δt
+
Vx
Cox · r0 = −
Gm · Vy
Cox
(4.3)
Subtracting both equations and assuming that Vy − Vx = VD, the differential
output of the latch represented by VD is expressed as:
δVy
δt
− δVx
δt
=
δ (Vy − Vx)
δt
δVD
δt
= VD · 1 +Gm · ro
Cox · ro
(4.4)
This homogenous differential equations has a solution VD = VDo · eλ·t. Rewriting
Eq. 4.4 yields:
VDo · eλ·t = VDo · eλ·t ·
(
1 +Gm · r0
Cox · ro
)
λ =
1 +Gm · ro
Cox · ro
Gm · ro = A, if A≫ 1, λ ∼= Gm
Cox
(4.5)
Therefore, the settling of output voltage of the latch can be described as:
VD (t) = VDo · et/τ with τ = 1/λ = Cox
Gm
(4.6)
Reducing the time constant τ , the settling time of the comparator is de-
creased. For the standard dynamic latched comparator, Gm = gm nch + gm pch,
where gm nch and gm pch are transconductances of N-channel and P-channel MOS
transistors. Of course, if MOS transistors of the inverters operate in the linear
region, their transconductances are different from that of the saturation region.
However, in the proposed comparator the common-source input pair operated in
the saturation or lineary region always sinks the current from the latch as shown
in Fig. 4.14. So the transconductance of common-source input pair is added to
Gm of the latch.
Gm = gm nch + gm pch + gm in (4.7)
As a result, the time constant τ and the settling time is decreased, compared to
a typical dynamic latched comparator.
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Figure 4.14: Modeling of proposed latch
To verify the settling characteristics, the standard dynamic latched compara-
tor and proposed comparator are simulated under the same condition. The set-
tling of the output voltages (Vop and Von) is depicted in Fig. 4.15. The proposed
comparator performs about 0.8 ns faster than the standard dynamic comparator,
which is a reduction of about 70%. This result confirms that, along with the
reduced kickback noise, the proposed comparator operates much faster than the
typical dynamic comparator.
49.5 50.0 50.5 51.0 51.5 (ns)
1.5
1.0
0.5
0
V
 (
V
)
Vout of proposed
Vout of typical
Figure 4.15: Comparison of settling time between dynamic and proposed
comparators
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4.3 Thermal noise
4.3.1 Analysis
At the switching point, not only kickback noise but also thermal noise may disturb
the input signal, leading to decision errors. Especially in high speed comparators
thermal noise integrated over a wide frequency range can reach the milivolt range,
restricting the resolution of comparator considerably.
In the presented dynamic latched comparator the input-referred thermal noise
is reduced by the common-source input pair. As shown in Fig. 4.16 the compara-
tor is split symmetrically in two parts, which can be analyzed independently. The
drain of the CS input transistor depicted in the dashed frame is connected to the
output of inverter. At the cross point of metastablity , where the latch has the
highest sensitivity to noise, the thermal noise current (I2inv) generated from one
inverter in the latch is added to the CS input transistor Vin p in the small signal
model.
Gm
Gm Vin_nVin_p
Vin_p Iin_p
2 Iinv
2
Figure 4.16: Thermal noise reduction
The noise current of the CS input transistor I2in p is in parallel to the inverter
thermal noise I2inv. The input-referred thermal noise voltage can be derived by
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dividing the noise current with the transconductance of the CS input:
V ar(Vin p) = V 2noise =
I2in p + I
2
inv
g2m
(4.8)
However, this input-referred noise voltage is referred to ground and is not a
differential noise voltage between Vin p and Vin n. Due to the fact that the noise is
described by power or variance, the differential noise power between both inputs
is described as:
V ar(Vin p − Vin n) = V ar(Vin p) + V ar(Vin n) (4.9)
Combining both equations, the variance of the differential noise referred to the
inputs is:
V ar(Vin p − Vin n) = V ar(Vin p) + V ar(Vin n)
= 2 ·
(
I2in p + I
2
inv
g2m
)
(4.10)
As discussed in the section 2.2, the noise current of MOS transistors is pro-
portional to its transconductance [15, 16, 21]. So applying Eq. 2.9, the differential
noise is derived and described in detail as:
V ar(Vin p − Vin n) = 2 ·
(
4kBT ·Gm + 4kBT · gm
g2m
)
= 2 ·
(
4kBT ·Gm
g2m
+
4kBT
gm
) (4.11)
where Gm and gm represent the transconductances of each inverter in the latch
and the common source input transistor, respectively.
Obviously, the direct and simplest approach for reducing the input-referred
thermal noise is to increase the gm of input transistor and decrease the Gm of
inverter in the latch. But the settling time of the latch as discussed above is
inversely proportional to the transconductance of latch. So a trade-off is required.
If we consider Eq. 4.11, it can be seen that the noise depends on the relative ratio
between Gm to gm, whereas the time constant of the latch is related only to the
total transconductance of the latch. It is noted that the whole transconductance
of latch in our comparator includes not only the Gm of the inverter but also
the gm of input transistor. If we can increase the gm of the input transistor
to compensate the decreased Gm of the inverter, the increased gm of the input
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transistor can further reduce the input-referred thermal noise, at the same time
the requirement for a short settling time is also included.
An optimum design of the latch uses the same short channel NMOS and PMOS
transistors. Additionally, the larger gm of input CS transistor relative to the latch
transistors are preferred to be chosen for the reduction of input-referred thermal
noise. The input transistors use the same channel length as in the inverter of
the latch. The channel width of input transistors is so defined that its gm is two
times of the value of Gm of the inverters. As a result, the input-referred thermal
noise generated by the latch is roughly reduced to 1/4, compared to the standard
dynamic latched comparator.
4.3.2 Noise modeling
The traditional approach of noise exploration is based on the DC operating point.
The thermal noise generated by MOS transistor depends on the operation mode
of saturation or linear. The thermal noise and 1/f noise of MOS transistor depend
on this operation mode.
For the analysis of thermal noise characteristics of MOS transistors, we can
consider the voltage of the latch at the metastable cross point. But to obtain
more precise data of noise characteristics, the typical noise simulation techniques
upon the DC operating point is not accurate enough. Therefore, the approach of
transient noise simulation, which is usable in clocked comparators with non-linear
characteristics, is applied to check the influence of thermal noise during the latch
operation.
All simulations including transient noise simulation are based on the BSIM4
transistor model. However, the transient noise model provided by TSMC’s 130 nm
technology does not work properly. Fig. 4.17 shows the test bench of a N-channel
transistor, which operates in the saturation region. The drain current depicted as
MOS-Ids is directly measured and copied by the instance of VMids, which is
implemented by the cell of Vdc in the library of Cadence. The drain current of
this MOS transistor is verified by AC-noise as well as transient noise simulation.
The left diagramm in Fig. 4.18 shows a thermal noise level of AC simulation of
1.63 · 10−21A2/Hz, matching the theoretical value of i2noise = 4kBT · gm, with a gm
of the NMOS transistor of 163mS. But the transient noise simulation deviates
significantly from the theoretical value and the AC noise simulation as reference
simulation under the same conditions. The value of transient noise simulation
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Vds=650mV
Vgs=450mV
NMOS
MOS-Vds MOS-Ids
VMids
Vref=“VMids“
Figure 4.17: Testbench for noise simulation of N-channel transistor
is about 4 orders lower than the expected value. Therefore, additional noise
sources are designed individually and specifically for each transistor of this latched
comparator.
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Figure 4.18: Comparison of correct AC-and wrong transient-noise model
The basic solution for the wrong model is shown in Fig. 4.19. One extra noise
current source is added in parallel to the MOS transistor. This current source is
determined by the operation region of the transistor, e.g., saturation, linear or
sub-threshold region.
The noise current source comprises three functional blocks. There are the
noise currents for the linear and the saturation regions as shown in Fig. 4.20
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D
S
G
Inoise
Figure 4.19: Basic principle
and Fig. 4.21, and the multiplexer in Fig. 4.22, which selects the noise source,
according to the operation region.
1) Noise model for the linear region
abs
abs
MOS-Vds
MOS-Ids
add div sqrt div
inoise1
Cnoise_lin
R=1W
Figure 4.20: Noise current source in linear region
If the MOS transistor works in the linear with Vds ≤ Vgs − VTH, the channel
resistance is:
rlin =
Vds
Ids
(4.12)
So the signals of MOS-Vds and MOS-Ids of Fig. 4.17 are selected and divided
to calculate the conductance 1/rlin. As the PSD of the noise current is inversely
proportional to the channel resistance as:
I2n = 4kBT · 1/rlin, (4.13)
the conductance is further multiplied with the unit noise current of inoise1 of
the model to create the thermal noise in the linear region. In addition, some
AHDL modules are added to avoid signal overflow and convergence problems. At
the voltage nodes 1MΩ resistors are added, but in its edition option “generation
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noise” is turned off. (Otherwise, these resistors would produce more noise than
the MOS transistor of the model.)
2) Noise model for the saturation region
Like the noise of the linear region, the PSD of the noise current in the saturation
region is proportional to gm, which is:
gm =
√
2µnCox
W
L
Ids = α ·
√
Ids (4.14)
Eq. 4.14 gives not an exact mumber at small transistor geometries. Therefore, to
match the noise characteristics, the factor α must be fitted to the AC simulations
results. Fig. 4.21 shows the circuit for noise generation in saturation region.
inoise1
abs sqrt multi
multi
MOS-Ids
vdc = factor
Cnoise_sat
R=1W
Figure 4.21: Noise current source in saturation region
3) Multiplexer for noise source selection
Because the DC operating point of the latched comparator changes continuously
over time, a multiplexer for selection of the noise source is needed. The basic
selection criterion is the comparison of the effective voltage of (Vgs − VTH) to
Vds. When the effective voltage is greater than the drain-source voltage, the noise
source for linear region is selected. Otherwise, the noise source of the saturation
is transferred to the MOS transistor. The noise source of the saturation region is
used for subthreshold as well. Fig. 4.22 presents the multiplexer concretely.
Using the described additional noise generator, the model is extended and
the transient noise simulation produces sensible and appropriate result as seen
in Fig. 4.23. The operators used in the noise model are provided by EDA-tool
Cadence.
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Figure 4.22: Selection of noise current source
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Figure 4.23: Comparison of AC and Tansient noise simulation
4.3.3 Verification
In a latched comparator, which exposes the characteristics of non-linearity, a
transient noise simulation is an adequate approach for the verification of thermal
noise. But because of a wrong MOS noise model, an additional noise generator
is used as described in section 4.3.2.
It may look unusual that the noise generator is connected to the drain of
the MOS transistor as seen in Fig. 4.24. The reason is that the drain of MOS
transistors is the output. If the noise appears at the drain of the MOS transistor,
which feeds or sinks the current from other connected transistors, the noise at
the drain of the MOS transistor will affect the circuit.
Obviously not all of the transistors in our proposed latched comparator have
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Figure 4.24: Test bench of single MOS transistor for transient noise
simulation
the source nodes connected to the analog ground as seen in Fig. 4.25. Neverthe-
less, the noise generators are anyway connected to the transistors M5/M6 and
M9/M10 as we mentioned above, because the thermal noise generated by M5/M6
and M9/M10 has a minimum impact to our comparator. The transistors M5/M6
and M9/M10 operate in this comparator as switches, which are either on or off.
If in the off-state, the comparator is in reset mode. In the on-state the switches
operate as cascode. In this case the on-resistance of the switches is minimum,
generating low thermal noise, which can be neglected.
In our design, the transient noise simulation setting is in Table 4.3:
Table 4.3: Setup of transient noise simulation
Stop time 60n
Accuracy conservative
Noise Fmax 50G
Noise Seed 1
factor 2
Skipcount 20
The simulations show that the noise disturbs the operation of the latched
comparator, especially when the input difference is smaller than 640µV. To
illustrate the impact of thermal noise on the operation of the latched comparator,
a transient simulations with an input signal difference equal to 300µV is depicted
in Fig. 4.26. The outputs of the latched comparator (D−/+) are instable, stepping
up and down randomly. Consequently, the input-referred thermal noise for a
yielding better than 99.7% for 6-sigma standard must be reduced to 3.6mV,
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Figure 4.25: Test bench of latched comparator for transient noise simu-
lation
which is smaller than the LSB voltage of 5mV. Therefore, the input-referred
thermal noise has minimal influence to our comparator.
Until now the input-referred DC offset voltage is not discussed specifically in
this work. As mentioned in section 2.3.1.1 the DC offset voltage does not limit the
performance of the latched comparator as well as the ADC, because in the system
level this type of errors can be digitally corrected and calibrated. But to get a
first impression of how large the DC offset voltage could be in this comparator,
Monte Carlo simulations are applied to explore the characteristics of DC offset
caused by mismatch of transistors. Fig. 4.27 shows the result of a Monte Carlo
simulation with 620 runs. It is seen that the input-referred DC offset voltage in
this work is less than 1mV, which corresponds to the standard deviation of less
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D+D-
time: ns
Figure 4.26: Noise simulation with differential input equal to 300 µV
than 0.2mV, if 6-sigma standard deviation is used in this case. It is good result
for a comparator with very small dimensions, but it must be mentioned that
Monte Carlo simulation can deviate from practical results. Hence, it is strong
recommended to use a calibration system for offset error correction.
0 V 1 mV
Figure 4.27: Offset simulations (620 Monte Carlo runs)
4.4 Comparator performance summary
In this chapter a new type of comparator design with reduced kickback noise is
presented and its functionality is demonstrated. It is confirmed that the common-
mode kickback noise is the predominant kickback noise source in standard dy-
namic comparators.
The CS input stage of the new latched comparator has much lower common-
mode kickback noise. The automatic decoupling mechanism reduces differential
kickback noise and prohibits static current consumption, achieving high power
efficiency. In the realized comparator the peak noise is reduced down to 120mV
83
Chapter 4: Design of novel dynamic latched comparator
if measured across an input resistor of 20 kΩ. This value is much smaller than
the value presented in [54] (with 1 kΩ). The differential kickback noise currents
are also reduced down to the half of a standard dynamic comparator.
The proposed comparator performs faster than the standard dynamic latched
comparator. This is due to two factors: The first is, this comparator uses only
three transistor in stack instead of 4 transistor as in [49]. The second is the
additional CS input stage. By using the CS input stage the difference of voltage
slew rate of the latch is enhanced, because the CS input transistors sink additional
currents from the output capacitances and discharge them faster. At a clock
frequency of 1GHz this comparator consumes 0.75mW, which is lower than in
previous publications of [55, 56]. Additionally, the input-referred thermal noise
is also reduced by the CS input stage down to 3.6mV, which is smaller than the
LSB voltage of 5mV in this ADC.
With respect to the characteristics including power efficiency, kickback noise
and thermal noise, this dynamic latch comparator exposes its excellent advan-
tages, which could be used in applications, where high power efficiency and low
noise disturbance are required. Table 4.4 summarizes the performance of the
presented comparator.
Table 4.4: Summary of Proposed Comparator Characteristics
Technology 130 nm
Input resistance 20 kΩ
Injected current 6 µA
Common-mode kickback voltage 120 mV
Sampling frequency 1 GHz
Power dissipation 0.75 mW
Input-referred thermal noise 0.6 mV
DC static offset 1 mV
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ADC design
This chapter describes the integration of the new comparator with other compo-
nents on the ADC. Before we go into details, it must be mentioned that signals
inside the core circuit of the ADC do not always directly match the requirements
of a practical application, especially the voltage levels of digital input and output.
Therefore, some peripheral circuits are used on the chip, for instance, IO-buffer
driver, clamp and ESD-diode, to interconnect the core circuit with the application
system.
In this book the main purpose is to introduce the reader the new opera-
tion principle of the ADC with respect to the application in power management.
Hence, to facilitate the reader to understand the working principle of this ADC,
we focus on the main functional blocks or core circuits.
5.1 Voltage-to-current converter
The voltage-to-current converter (VIC) is simply realized using a 20 kΩ resis-
tor. Among the voltage to current converters recently published in the literature
[57, 58], all of them use the feedback control mechanism to achieve a high lin-
earity. But the signal bandwidth of the feedback amplifier limits the conversion
speed, resulting in a longer settling time. Additionally the output of the VIC is
connected to the I-DAC, which has a high output resistance. Even under small
process variations and mismatch appearing in the feedback path of the circuit, a
high linearity of the voltage to current conversion can not be guaranteed. Con-
sequently, the small deviations of the converted current produce large voltage
errors through the high output of I-DAC.
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Compared to the available approaches mentioned [57, 58], the advantages of
the principle used here are: First of all, using a resistance allows a high linearity
without any difficulties of calibration. It is known that the resistor value suffers
from the process variations. These variations cause a deviation of the LSB voltage
from its design value, if we assume that the current source of a unit LSB is
still constant. But by using a resistor correlated with the unit current source
generator, the deviation of the LSB voltage can be precisely calibrated as shown
in Fig. 5.1.
Biasing IDACR+∆R
R+∆R
Vin
V
I
IVLSB
Figure 5.1: Resistance-correlated calibration system
The unit current source of the I-DAC is generated by using a reference resistor.
It is assumed that the reference resistor is equal to the input resistor. In the layout
both resistors are placed close to each other to achieve good matching. When the
variation of the resistance is about ∆R, the current is:
I =
VLSB
R +∆R
Mirroring the current from the bias circuit to the I-DAC, the voltage drop across
the input resistor is
V =
I
R +∆R
=
VLSB
R +∆R
· (R +∆R)
= VLSB
(5.1)
It is seen that the mismatch of the input resistance is completely calibrated and
the voltage of the LSB in Eq. 5.1 is kept constant by the resistance-correlated
current source.
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In addition to a simple calibration of mismatch, the bandwidth of the VIC is
increased by the input resistance. The converted current through the VIC will be
compared with the current of the I-DAC. The residual current between the the
VIC and the I-DAC after subtraction will produce a voltage variation across the
output resistance. But a high gain due to high load resistance requires a trade-off
regarding speed. By using a resistance of 20 kΩ the bandwidth is increased by
the relative small resistance. Of course, the voltage gain is reduced, but this
does not matter as far as the LSB voltage of 5mV can be clearly detected by the
comparators (see comparator noise chapter 4).
Using just a resistor as VIC is a simple solution, but it has been proven as a
practical solution for the single-ended input. Also this solution allows adjustment
of reference current to fit different applications.
5.2 Current steering DAC and counter
The threshold voltage of a MOS transistors is not fully scaled with the supply
voltage, limiting the dynamic range. To avoid this limitation, the current is
chosen as a reference signal in the feedback loop of the proposed ADC.
A current steering DAC is frequently used in applications, where high linearity
and low cost are required. Compared to other DACs such as capacitive ones, the
silicon area of a current steering DAC is much smaller. Based on these advantages,
the current steering DAC is applied in this work.
5.2.1 Review of current steering DAC architectures
The current steering DAC is realized by an array of current sources that are
connected in parallel as three types of topologies, namely the binary, unary and
segmented architectures [59]. Each of them has its own advantages. Hereby
we review the characteristics of these topologies in terms of mismatching and
linearity.
In the binary architecture each current source has binary-weighted values of
the LSB with binary scaling. The digital input switches directly the current
source. Due to the mismatching effects the linearity is limited. Especially in the
worst case where a transition occurs at mid-scale, the DNL of the binary scaled
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architectures is
σ2DNL =
1000···︷ ︸︸ ︷(
2B−1
)
σ2LSB +
0111···︷ ︸︸ ︷(
2B−1 − 1) σ2LSB
=
(
2B − 1)σ2LSB
σDNL =
√
2B − 1σLSB
(5.2)
where B is the resolution of DAC and σ is the standard deviation.
Compared to the binary architecture, the unary architecture shows better
performance of DNL, which is written as:
σDNL = σLSB (5.3)
The reason is based upon the fact that in the unary topology the unit LSB
current sources are positioned individually and separately. For the transition
at the mid-scale from 0111 · · · to 1000 · · · only one LSB unit current must be
switched on, not as in the binary structure where the MSB current is switched
on and all other sources are switched off. Furthermore, a decoder from binary
to thermometer code in the unary architecture is required for the control of the
individual current sources.
In contrast to the DNL characteristics of binary and unary architectures, the
INLs of both structures show the same characteristics as:
σ2INL =
1000···︷ ︸︸ ︷(
2B−1
)
σ2LSB
σINL =
√
2B−1σLSB
(5.4)
This is because the INL describes the deviation of a DAC between the ideal and
actual values, whereas the DNL expresses the difference between two adjacent
values.
Segmented architecture combines the characteristics of binary and unary struc-
tures, and makes a compromise in terms of DNL. In other words, the DNL of
segmented architecture is better than the DNL defined by a binary-weighted con-
verter but worse than the DNL achieved by the unary architecture [59, 60].
The characteristics of high linearity including INL as well as DNL are required
in this work. So the unary architecture is chosen to implement the current steering
DAC.
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5.2.2 Proposed current steering DAC
The current steering DAC [61, 62] in this work consists of 64 well-matched unit
current sources. Each unit source is 250 nA, resulting in a maximum current of
16µA if all I-DAC sources are switched on. This architecture produces a very
small DNL error as mentioned above and guarantees a monotone behavior, which
is important for the control loop. A possible disadvantage is its INL error. In
addition the layout of an unary architecture is more complex due to the wiring
to the binary-to-thermometer decoder.
An INL error is mainly caused by process mismatching and variation. Eq. 5.4
describes the INL theoretically, but it is not accurate enough for industrial appli-
cations, when a high INL yielding is required. According to a recent publication
[63], Eq. 5.4 is modified and derived as:
σLSB
ILSB
=
1
2C
√
2B
(5.5)
Constant C is set to 2.97 for an INL yield better than 99.7%, and B is equal to
6, which represents the resolution of the presented ADC. Therefore, the required
standard deviation of the unit current source should be smaller than 5.26 nA.
The current steering DAC has high requirement regarding the matching of
MOS transistors. In section 2.2.6 deviations caused by process mismatch have
been discussed. Now we want to explore how these deviations impact the char-
acteristics of the I-DAC current source.
For a MOS transistor in saturation region the drain current is
ID =
1
2
µCox
(
W
L
)
· (Vgs − VTH)2 (5.6)
If the parameters µ, W, L and VTH change due to process varition, the drain
current change will be
∆ID =
δID
δ
(
W
L
) ·∆(W
L
)
+
δID
δ (Vgs − VTH) ·∆(Vgs − VTH) (5.7)
So
∆ID
ID
=
∆
(
W
L
)
W
L
− 2∆VTH
Vgs − VTH (5.8)
The parameter W, L, even µ are included in β, so Eq. 5.8 can be simplified:
σ2 (∆I)
I2
=
σ2 (∆β)
β2
+
4σ2 (∆VTH)
(Vgs − VTH)2
(5.9)
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Replacing the variance with Eq. 2.12 and Eq. 2.13, the relation between the di-
mensions of a MOS transistor and the random parameter can be expressed as:
(WL)min =
1
2
[
A2β +
4 · A2V TH
(Vgs − VTH)2
]
/
(
σLSB
ILSB
)2
(5.10)
Aβ and AVTH are technology parameters for the mismatch and (Vgs-VTH) is the
gate overdrive voltage of the unit current source.
From Eq. 5.10 it can be observed that by increasing the (Vgs-VTH) the mini-
mum dimension of a unit current source transistor can be decreased, resulting in
less gate capacitance, which is important for speed and stability. In accordance
to Eq. 5.5 and Eq. 5.10, a current source transistor with a channel length of 13µm
and a channel width of 1µm is derived by all constraints.
In the practical implementation of the current source a cascode transistor is
added in series to the drain as seen in Fig. 5.2. With the isolation of the cascode
W/L = 1/2
W/L = 1/6.5
W/L = 1/6.5
Figure 5.2: Unit current source in I-DAC
transistor the channel modulation effect will be effectively reduced. The voltages
of vbias〈1〉 and vbias〈0〉 are provided by a bias circuit shown in Fig. 5.3, which
mirrors the current defined externally exactly to the current source of I-DAC. In
this work the wide-swing current mirror is used to bias the unit current source
of I-DAC. The unit current source can be adjusted from 100 nA to 400 nA. Its
default value is set to 250 nA. Due to this small size, which is very difficult to be
applied on the PCB test board, the dimension of cascode MOS transistors in the
biasing circuit is scaled by a factor of 8. So the external input current for the
biasing circuit is 2µA. The dimensions of MOS transistors in Fig. 5.3 is depicted
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Figure 5.3: Biasing circuit for IDAC
in Table 5.1
The verification of random characteristics of I-DAC is performed by Monte
Carlo simulation. The simulated standard deviation shown in Fig. 5.4 is 5.21 nA.
Regarding the design value of 250 nA, this current deviation fulfills the require-
ment of the INL of the I-DAC.
Table 5.1: Dimensions of biasing circuit
M13 M14 M15 M16 M17 M18
W (µm) 8 8 8 1 1 3
L (µm) 2 6.5 6.5 6.5 6.5 1
M19 M20 M21 M22 M23 M24
W (µm) 3 3 3 0.4 0.4 0.4
L (µm) 1 1 1 5 5 5
M25 M26 M27 M28 M29
W (µm) 0.4 0.3 0.3 0.5 0.5
L (µm) 5 0.3 0.3 1 1
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Figure 5.4: Standard deviation of unit current source in Monte Carlo
simulation
5.2.3 Thermometer-coded counter
The unit current sources of the I-DAC are controlled by a thermometer-coded
counter as shown in Fig. 5.5. The counter is based on a serial shift register, and
each output of the shift register is connected to the switch of a unit current source
in the I-DAC. The control logic receives the outputs Rdy and Q from the main
comparator. Both signals operate inside the counter as clock (Clk) and up-down
control (Up/Down) respectively (see Fig. 3.4). The data input Q is sampled and
shifted from left to right at the rising edge of the delayed ready-signal Rdy. The
individual unit sources of the I-DAC are switched incrementally according to the
outputs of the flip-flops of the register.
Output 1 Output 2
Output 3
CLK
D
D-FF
NAND
serin
fbin
serout
fbout CLK
D
D-FF
NAND
serin
fbin
serout
fbout CLK
D
D-FF
NAND
serin
fbin
serout
fbout
Rdy
Q
Figure 5.5: Section of thermometer coded shift register
To minimize the propagation delay time of the shift register, one shift register
and one unit current source are merged together to one unit cell, as shown in
Fig. 5.6. All of 64 unit cells are interlinked and cascaded as shown in Fig. 5.7.
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Current source
in I-DAC
Shift register
DFF
Rdy
Q
NAND
Figure 5.6: I-DAC unit cell including current source and shift register
The layout consists of 2 rows of unit cells with 32 unit cells in each row. The
analog sections of the unit cells with a separate analog supply rail are placed
at the inner side of both rows, the digital sections of the units are placed at
the outside and have a separate digital supply rail, so that the disturbance from
digital power supply is isolated from the sensitive analog parts.
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Figure 5.7: Detail of the layout of I-DAC and counter
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5.3 Threshold window
A threshold window is used to detect the tracking error and to determine direction
and distance of error. If the tracking error exceeds the defined threshold voltage
level, the conversion rate of the Tracking ADC will be increased to improve the
tracking fidelity at input overlaod.
To implement the mechanism of a threshold window, some ideas have been
developed and recently published in [64, 47]. They use double capacitive DACs
and double continuous comparators with class-A amplifiers. As mentioned in sec-
tion 4.1.1 the class-A amplifier has the worst power efficiency. A capacitive DAC
can achieve better matching characteristics, if the capacitors are realized as MiM
or PiP capacitance. However, neither MiM capacitances nor PiP capacitances
are area-saving. So a double capacitive DAC occupies large silicon area.
In this work a new design idea has been developed to solve these issues.
For each data conversion only the main comparator and one of both auxiliary
comparators is chosen to be triggered. Hence we can say that regarding the signal
comparison actually two comparators are applied in the operation in terms of
power dissipation. Furthermore, two auxiliary comparators are used to define and
create the operational range of a threshold window. The auxiliary comparators
use the same architecture as the main comparator, the only difference is that
there are programmable resistors inserted to the source followers as depicted in
Fig. 5.8.
CMP_AUX
CMP_AUX
CMP_AUX
CMP_AUX
VIP
VIN
Vin_p Vin_n
10 KW
5 KW
5 KW
10 KW
Figure 5.8: Threshold window creation
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The bias currents of both source followers are set to 2µA. With series resis-
tances of 10 kΩ and 5 kΩ, the differential offset voltages are defined as 30mV and
10mV respectively, depending on the selection of signal CMP AUX. If CMP AUX
is logic high, an offset voltage of 30mV is selected. Otherwise, an offset voltage
of 10mV is chosen. Although the serial resistors limit the bandwidth of the
source follower, it still achieves a gain-bandwidth-product (GBW) of 0.6GHz,
still fulfilling the specification. Fig. 5.9 and Fig. 5.10 show the simulation results.
Figure 5.9: Offset voltage of 30mV for the threshold window
5.4 Digital Control
In Fig. 3.4 all of the digital signals associated with the clock generation and
control are part of digital control block. In this section we will describe in detail
the digital control block and demonstrate how the digital control block operates
and controls the timing of the other blocks.
5.4.1 Architecture and signal flow
Fig. 5.11 shows the detailed digital control block, which comprises the fast/slow
mode, the mode selection and the block of clock trigger. Cmp and CmpRdy
are outputs of the main comparator and are connected without any delay to the
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Figure 5.10: Offset voltage of 10mV for the threshold window
inputs of the counter controlling I-DAC. The reset signal to the main compara-
tor and auxiliary comparators comes from the output Res of the digital control
block. Aux Cmp1 and Aux Cmp2 are the output signals from the auxiliary
comparators. According to the values of CmpRdy and the outputs of the aux-
iliary comparators, one of mode “fast” and “slow” will be selected by the mode
selection block. The delayed elements in the mode setting facilitate a clock of
50MHz and 12.5MHz, respectively. Furthermore, a Return-to-Zero signal R2Z
used as the input of the clock trigger block captures the delayed CmpRdy and
produces the reset Res for the comparators initiating a new operation cycle.
The signal flow of the digital control block is displayed in Fig. 5.12. Ini-
tially the reset signal Res is set to logic high to trigger the main comparator.
Once the comparison is settled, the ready-signal CmpRdy is set to logic high
(CmpRdy=1). Through the delay path of fast or slow mode state, the Cm-
pRdy signal is passed through the clock trigger block to signal R2Z. Subse-
quently, the clock trigger block inverts the R2Z signal and set the Res to be
logic low, resetting the main comparator. Once the main comparator is reset by
Res, the CmpRdy of the main comparator is forced to be logic low right now
(CmpRdy=0). Similar to CmpRdy=1, the logic low of CmpRdy will be de-
layed also through the delay elements of fast or slow mode. When the CmpRdy
as “R2Z” arrives at the block of clock trigger, signal Res with a logic high is
produced this time, starting a new clock cycle.
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Figure 5.11: Functional block of digital control
5.4.2 Implementation
In this work the fast and slow modes are implemented by an inverters’ chain in
Fig. 5.13. Both delay modes share the same unit delay inverter, so the number of
unit delay inverter of the slow mode is 4-times the fast mode. In order to reduce
the power consumption of delay modes, the number of unit inverter could be re-
97
Chapter 5: ADC design
Res
CmpRdy
R2Z
short/long
delay
short/long
delay
Clock generation and period
time
Figure 5.12: Signal flow of digital control block
duced by increasing the channel length of MOS transistors. When the delay time
of each unit inverter is increased, the number of unit inverters is correspondingly
decreased for the given delay time.
Figure 5.13: Dealy path implementation of fast and slow modes
The mode selection block, which selects the signalCmpRdy from the fast and
slow mode delay elements, works principlly as a multiplexer. But the multiplexer
cannot be realized by pure logic. If so, any time just as one output of both
auxiliary comparators is logic high, the current delay mode will be abruptly
switched. So the current clock period would be forcefully interrupted to resume
the new clock period. As a result, the undesirable spike at the feedback as well as
the output of ADC will be seen. Therefore, a D-FF register is used to synchronize
the mode switching with the comparator reset phase (Fig. 5.14).
The D-FF register is used to sample and hold the control signal during the
current clock cycle. The clock pin clk of the D-FF determines the switching
point of the delay mode. If a mode switching is required, it must be done at the
beginning of a new comparator period. Therefore, the Res signal is fed back to
the AND gate in the mode selection block to enable the transition between the
delay modes. The OR gate connected to Aux Cmp1 and Aux Cmp2 detects
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AND
D
clk
NOR
OR
Aux_Cmp1
Aux_Cmp2
Fast_mode
Slow_mode
Res
Mode
Switch
Figure 5.14: Implementation of mode selection
an exceeding tracking error, while the NOR gate ensures the delayed signals in
the fast and slow modes to be in the same phase. Therefore, only when Res is
rising, and Fast mode and Slow mode are both logic low, the OR-catenation of
Aux Cmp1 and Aux Cmp2 is sampled by the D-FF, performing the operation
of the mode switch.
Basically the clock trigger block works as an inverter. But the circuit in
Fig. 5.15 must also initialize the system with an external reset “Reset n”. As
Reset n is logic low, the whole ADC is reset. When Reset n is rising, the
asynchronous feedback loop is activated and the self-clocking states is running.
NOR
Reset_n
R2Z
NOR
AND
AND
NOR
Res
Figure 5.15: Implementation of clock trigger
5.5 Clock phase shift
A clock phase shifter is used to activate the main and auxiliary comparators that
operate in the complementary phases. This reduces the interference between
comparators due to high kickback noise. For instance, if the main comparator
is regenerated at the rising clock edge, the auxiliary comparators are just being
reset at the falling clock of Aux res.
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Furthermore, the power dissipation of auxiliary comparators can be reduced
by conditionally switching the auxiliary comparator. In Fig. 5.16 the signal flow
is presented. At the left side the clock (Main Res) and output (Main Cmp)
of main comparator as well as the clock (Aux Res) of the auxiliary comparators
are depicted. At the right side the threshold window is shown. If the decision of
Vref
Top
threshold
Bottom
threshold
1
Aux_Res
Main_Res
Main_Cmp
Figure 5.16: Signal flow of clock phase shift
main comparator is logic high, only the upper auxiliary comparator for the high-
threshold must be triggered, because the input signal is deviating away from the
reference voltage, staying in the region of the top threshold. Otherwise, the lower
auxiliary comparator for the low-threshold must be triggered.
By using the clock phase shifter always one auxiliary comparator is activated,
while another is kept reset. Thus, the power dissipation of one auxilary compara-
tor is reduced by the multiplexed phase shifter shown in Fig. 5.17.
Res
Aux1_Res
Aux2_Res
Main_Cmp
Res
Main_Cmp
Aux1_Res
Aux2_Res
AND
AND
Figure 5.17: Phase shifter of clock trigger
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6.1 Layout and packaging
The proposed ADC, which is described in the precedent chapters, is implemented
and fabricated on TSMC 130 nm single-Poly, six-Metal (1P6M) low power CMOS
technology. The top-level schematic and layout of the proposed ADC including
the pads and IO cells are shown in Fig. 6.1 and Fig. 6.2, respectively.
The dimension of the core is about 200×400µm2, while this whole test chip
occupies 1087×798µm2. The minimum pad opening is 40µm and the pitch is
70µm. The chip micrograph of this ADC is shown in Fig. 6.3.
Based on the process parameters of TSMC technology, this ADC is bonded
and assembled in the MQFN package of 32 pins with the cavity size of 3403 ×
3403µm2. The bonding diagram with the defined pins of this ADC is shown in
Fig. 6.4 and Table 6.1.
This ADC is normally operated in the self-clocked mode or asynchronous
mode. Keeping the concept of design for test (DFT), some pins must be added
in the chip to evaluate its performance. Specifically for the characteristics of
linearity this ADC must be clocked and measured in the synchronous mode by
the test equipments. Thus, the pins such as CLK IN, CTRL SW, SYN CLK and
SYN MOD are used to switch the operation of the ADC between synchronous
and asynchronous modes.
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Figure 6.1: Top level of the presented ADC
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Figure 6.2: Top layout of the presented ADC
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Table 6.1: List of pads
3.3V IO Supply Domain (IO)
1.5V Analog Supply Domain (AS)
1.5V Digital Supply Domaine (DS)
Nr PAD NAME PAD TYPE Domain Description
1 DLY SH DIG IN/STAT IO if 1 → shorter delay loop
2 CLK IN DIG IN/DYN IO comp clock in (if CTRL SW=1)
3 SYN CLK DIG IN/DYN IO clock for sync of data out
4 SYN MOD DIG IN/STAT IO if 1 → data out is sync to SYN CLK
5 RES IN DIG IN/STAT IO reset input for logic
6 CTRL SW DIG IN/STAT IO if 1 → comp is clocked with CLK IN
7 IDAC OFF DIG IN/STAT IO test mode switch of the IDAC
8 DVSS VSS 1.5 CORE DS digital ground
9 DVDD VDD 1.5 CORE DS digital power supply 1.5V
10 AVDD VDD 1.5 CORE AS analog power supply 1.5V
11 IB ADC ANALOG IN AS current bias for IDAC
12 IB CMP2 ANALOG IN AS current bias for comp 2
13 IB CMP1 ANALOG IN AS current bias for comp 1
14 IB CMP ANALOG IN AS current bias for main comp
15 VIN ANALOG IN AS input signal of fadc
16 CMPREF ANALOG IN AS ref voltage of comparator
17 AVSS VSS 1.5 CORE AS analog ground
18 VSUB SUB CORE AS substrate for analog and digital
19 IOVSUB SUB IO IO IO substrate
20 DLY MAN DIG IN/STAT IO if 1 → manual fast mode
21 CMPAUX L DIG IN/STAT IO if 1 → aux comp low offset
22 CMP DIG OUT/DYN IO main comparator output
23 IOVSS VSS 3.3 IO IO IO ground
24 CLK DIG IN/DYN IO clock for comparator
25 DOUT〈0〉 DIG OUT/DYN IO digital output
26 DOUT〈1〉 DIG OUT/DYN IO digital output
27 DOUT〈2〉 DIG OUT/DYN IO digital output
28 DOUT〈3〉 DIG OUT/DYN IO digital output
29 DOUT〈4〉 DIG OUT/DYN IO digital output
30 DOUT〈5〉 DIG OUT/DYN IO digital output
31 IOVDD VDD 3.3 IO IO IO power supply 3.3V
32 DLY FA DIG IN/STAT IO if 1 → fast mode (if DLY MAN=1)
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Figure 6.3: Microphoto of the proposed ADC
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Figure 6.4: Packaging of the proposed ADC
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6.2 Test setup
6.2.1 Self-clocked mode
The test setup in the self-clocked mode is shown in Fig. 6.5. The test equipments
such as the clock generator and the power supply can produce much noise. So a
low pass filter is integrated onto the test board, before the test signal is passed
to the device under test (DUT). This reduces the noise level in the asynchronous
as well as synchronous mode later.
Filter DUT
INP
INN
CLK
Dout<0:5>
6
Vin
Generator
Clock
Generator
DATA
Sampler
Power Supply
Figure 6.5: Test setup of ADC in self-clocked mode
The setup of the test chip and signal generators is listed in Table 6.2. In
order to measure the ADC in the self-clocked mode, CTRL SW is set to logic
high. Each bias current is set to 2µA and the reference voltage of the auxiliary
comparator is set to 0.745V. In addition, VIN is fed with a unit step signal of
85mV. The power supplies of AVDD, DVDD and IOVDD are 1.4V, 1.2V and
2.5V, respectively.
Table 6.2: Setup of DUT and signal generators
DUT/Signal Generator
Pin Value Pin Value Pin Value
CTRL SW 1 CMPAUX L 0 AVDD 1.4 V
SYN MOD 0 IB ADC 2 µA DVDD 1.2 V
DLY SSH 0 IB CMP 2 µA IOVDD 2.5 V
DLY FA 0 IB CMP1 2 µA CMPREF 0.745 V
DLY MAN 0 IB CMP2 2 µA VIN 85 mV
6.2.2 Dynamic measurement
The characteristics of static and dynamic linearity can only be verified and mea-
sured in synchronous mode. The basic setup for the measurement of the ADC is
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Table 6.3: Test equipments
Vin Generator Agilent 81150A Pulse function arbitrary waveform
Clock Generator Agilent 81150A Pulse function arbitrary waveform
Power Supply Keithley 2601 System source meter
DATA Sampler LeCroy Waverunner 204 MXI Oscilloscope
Test System ATX7006, Applicos
presented in Fig. 6.6. In this measurement the ATX7006 is used to provide the
input signal, power supply and trigger for the ADC. At the same time the digital
outputs of the ADC are sampled by the ATX7006 to calculate the characteristics
of its linearity, referred to the clock and input signals.
Filter DUT
INP
INN
CLK
Dout<0:5>
HSDIO
LVTTL
LVDS
6 6
Applicos ATX 7006
Module:
AWG
Module:
DIO
output
CLK_OUT
IO_DATA
<0:5>
Figure 6.6: Test setup
In the synchronous mode the clock signal of the DUT is generated by the
ATX7006. After a certain timing delay, for example, 10 ns, the digital outputs of
DUT are sampled and saved in ATX 7006. The high-speed, digital input-output
adapter (HSDIO) is applied here for the transmission between digital outputs
of the ADC and the ATX7006. The digital output pads of this ADC have a
driving capability of 10 pF. If the connection cable between the IO pins and ATX
is too long, the large capacitance of the cable will defer the ADC characteristics.
Therefore, HSDIO is used to enhance the driving capability.
6.3 Measurement result
6.3.1 Asynchronous characteristics
In contrast to a synchronous ADC, testing an asynchronous ADC with a sinu-
soidal input signal cannot demonstrate its characteristics. Especially the adaptive
self-clocked frequency for tracking transient input signal cannot be shown. There-
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fore, a unit step with 85mV is applied to the ADC and the results are shown in
Fig. 6.7.
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Figure 6.7: Self-adjustment of conversion rate
The diagram shows the main comparator output CMP, the input voltage step
VIN, the input transient-dependent Clock, and the logic data out Dout〈5 : 0〉.
During the rising and falling slope of the input signal, the clock frequency, as well
as the conversion rate, is increased automatically from 12.5MHz to 50MHz by
the input transient detection. When the input signal is nearly stable, the clock
frequency is decreased back down to 12.5MHz.
6.3.2 Static linearity
The DC or static linearity of this ADC is measured in the synchronous mode. At
a supply voltage of 1.4V, a LSB voltage of 5mV, and a unit current of 250 nA,
the static characteristics of the ADC are demonstrated in Fig. 6.8 and Fig. 6.9.
The INL is less than a half LSB. This result confirms specifically that the
statistical characteristics of the I-DAC indicated by the Eq. 5.5 match the re-
quirements of the ADC. The real DNL should be larger than +0.35/−0.32 LSB
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measured by the ATX 7006 from Applicos, where the noise is partially averaged
by the measurement algorithm.
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Figure 6.8: INL of the proposed ADC
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Figure 6.9: DNL of the proposed ADC
Moreover, the ATX provides also other approaches to verify the characteristics
of static linearity. In Fig. 6.10 and Fig. 6.11 the characteristics of DC transfer
demonstrate again that a monotone behavior of this ADC is achieved.
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Figure 6.10: Ramp
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Figure 6.11: Transition point
6.3.3 Dynamic
A sinusoidal signal is applied to the ADC to evaluate the dynamic characteristics
such as ENOB and SNR. Meanwhile, the internal clock as well as its digital
outputs need to be triggered and sampled synchronously by the ATX7006. The
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ADC is clocked by the ATX7006 at a frequency of 12.5MHz − the nominal
clock frequency. The input frequency is set to 62.5 kHz, which is defined by the
maximum data slew rate of the ADC at the sampling frequency of 12.5MHz.
In this case, the consecutive tests are performed and the results are listed in
Table 6.4.
Table 6.4: Dynamic characteristics of the ADC
Value Unit
Input Freq 62.5 kHz
THD -48 dB
SFDR 49 dB
SNR 28.5 dB
ENOB 4.44 bits
Clk Freq 12.5 MHz
The dynamic performance of the ADC is characterized in Fig. 6.12, where a
full swing sinusoid signal is applied to the input. The SFDR and SNDR are 49 dB
and 28 dB, respectively. The ENOB is 4.4 bits, where the ideal ENOB that can
be achieved is limited to 5 bits
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Figure 6.12: SFDR of the proposed ADC
6.4 Performance summary
Measurement results of this work along with the performance of similar ADCs us-
ing asynchronous processing or tracking techniques are summarized in Table 6.5.
It is determined that the clock density of 50MS/s appearing in Fig. 6.7 is about
56%. So the average power dissipation in the time frame of Fig. 6.7 is 64µW,
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Table 6.5: Comparison of ADCs
[40] [47] [65] This work
Process (nm) 130 180 65 130
Supply (V) 1.2 0.7 1.2 1.4
Resolution (bit) 6 8 6 6
ENOB (bit) 5 6.9 5 4.4
Sampling (MS/s) 300 0.05 500 12.5 50
Power (µW) *105 25 *134 42 84
Area (mm2) 0.06 0.96 0.056 0.08
*Power consumption of single ADC is approximately
estimated at 50 MS/s
which is a reduction by 40% and 52%, compared to [40] and [65] respectively.
The solution in [47] consumes comparable power (at a supply voltage of 0.7V),
but its sampling frequency is about a factor of 250 smaller than this work.
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7.1 Summary
A 6-bit delta-encoded Tracking ADC with transient-driven self-clocking is pre-
sented. The concept of the ADC is well suited for applications in digital controlled
DC-DC converters, which require a short group delay and low power consump-
tion.
A new design concept is proposed in this work, in which the ADC adapts
its conversion rate to the requirements and characteristics of the DC-DC con-
verters. Particularly, in steady-state of the DC-DC converter, when the output
voltage of the DC-DC converters varies in a narrow band, the ADC is clocked
at a slow sampling rate, resulting in lower power dissipation. Meanwhile, when
a disturbance at the output of DC-DC converters occurs, this new ADC concept
with cross-connected auxiliary comparators will automatically increase the data
conversion rate, such that the ADC is able to respond to the signal variation
synchronously and accurately.
A threshold window is applied for the detection of the tracking error, with
the goal to decide whether the input signal variation is large or small. Two cross-
connected auxiliary comparators with build-in offset voltage are implemented for
that purpose. Depending on the requirements of applications, the offset voltage
can be selected ranging from 10mV to 30mV. Furthermore, only one auxiliary
comparator needs to be clocked with the main comparator, while the other auxil-
iary comparator is in the reset state, for additional reduction in power dissipation.
The entire structure is easy to implement, since only one DAC feedback circuit is
required. Compared to other topologies, e. g. using two capacitive DAC feedback
circuits, this structure features a minimum chip area.
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In addition, the small-signal modeling of the ADC is derived and calculated
to guarantee the stability of the ADC feedback loop. The ADC is stable, when
a following operation cycle is started by triggering the main comparator after
settling of the DAC feedback loop in the current cycle. Otherwise the system
cannot operate stable. However, the small-signal model does not feature large
signal and dynamic characteristics. Therefore, the entire system is simulated by
ScicosLab proving the dynamic behavior of the circuit. The simulation results
of small-signal model, as well as in ScicosLab, confirm that the ADC is stable,
reliable and feasible.
In terms of block level design the comparator is the key component, because
the comparator determines the resolution of the ADC. In this work a new dy-
namic latched comparator is used, since it has a high power efficiency and low
kickback noise characteristics. With the common mode input pair transistors the
common mode kickback noise is significantly reduced below one third compared
to a standard dynamic comparator. Additionally, differential kickback noise is
reduced more than 50% by using a new technique disconnecting the input stage
from the latched output stage directly after triggering the latch. Kickback noise
and thermal noise characteristics are analyzed by calculation and simulation. In
this comparator the input-referred thermal noise is reduced to approximately one
fourth compared to the standard dynamic latched comparator.
A transient noise simulation, which is particularly suitable for non-linear cir-
cuits, is used to explore the impact of thermal noise on the operation of the
comparator. The noise model of the transistors of TSMC’s 130 nm low power
technology has been improved by sub circuits and additional noise sources. The
noise model is adopted to the individual operating point and large signal oper-
ating switching point of the relevant transistors in the latched comparator and
pre-amplifier stage. Using new noise models, the transient noise simulation re-
veal an input-referred effective thermal noise of only 3.6mV. The accuracy is not
impaired, because the LSB is specified with 5mV. Based on new design features,
the comparator achieves a minimum of kickback noise as well as thermal noise.
The entire system comprises other components like a voltage to current con-
verter (VIC), a current steering DAC (I-DAC), a counter and other peripheral cir-
cuits for connection of the core circuit to the application. The I-DAC uses a unity
architecture to achieve excellent DNL characteristics. However, it is still subject
to INL limitations. The minimum dimensions of transistors are calculated, such
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that an INL yield better than 99.7% of the 6-bit DAC can be guaranteed. The
matching characteristics are optimized by merging the unit cells of shift register
with thermometer-coded I-DAC current source. The 64 unit cells are arranged
symmetrically in a folded structure. The circuit is optimized for matching and
low parasitic signal levels and reduced chip area. Monte-Carlo simulations of the
I-DAC demonstrate standard deviations of 0.6mV and the specifications of INL
and DNL.
As proof of concept the 6-bit Tracking ADC is fabricated and measured, using
integrated measurement equipment (ATX7006 from Applicos). At a sampling
rate of 12.5MHz and 50MHz this ADC achieves a power consumption of 42µW
and 84µW, respectively. The static characteristics, INL and DNL, are better
than a half LSB. Application of a full scale sinusoidal input signal demonstrates
a SFDR of 49 dB and a SNDR of 28 dB at 12.5MHz sampling rate. The ENOB
is 4.4 bits, whereas the theoretical ENOB of a 6-bit Tracking ADC is limited to
5 bits.
The objective of this work is to explore alternatives for the application of
ADCs in the area of power management. In terms of digital-controlled DC-DC
converters, high speed produces a high power consumption. In the world of syn-
chronous circuits solutions are limited, even if many improvements have been
achieved recently. But the essential issue, the direct dependence of power con-
sumption and clock rate cannot be solved by synchronous data processing. This
work demonstrates by measured data that the adaptive sampling rates can be
used and a compromise between speed and power consumption can be achieved.
As a result, the total average power consumption of the entire signal processing
chain is considerably reduced.
7.2 Suggestion for future work
In an asynchronous system this ADC demonstrates the advantages that improve
the issue of slope overload, from which the typical asynchronous ADCs [66] suffer.
Meanwhile, the threshold window implemented in this work occupies less silicon
area, achieving higher sampling rate but dissipating comparable power, when
compared to [47].
To meet higher demands of other applications, one opportunity exists in ex-
ploring an adpative quantizer resolution. Also based on the slope of the input
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transient, the quantizer resolution of the ADC could be automatically and non-
linearly adjusted, along with an adaptive sampling frequency. So that the issue
of slope overload in the ADC can be further significantly improved.
A second option for optimizing this ADC performance is to combine both
delay modes into one digital controlled delay line. The delay component in both
delay modes in this ADC is implemented by the inverter. The two delay lines
could be replaced by a delay line with adjustable and digitally controlled delay
time. As the larger quantizer is selected in the ADC for the larger signal variation,
a smaller delay time could be selected, resulting in a higher sampling frequency.
Otherwise, at a low sampling frequency a smaller quantizer is adapted for slower
signal variation. Therefore, the sampling rate of the ADC can nonlinearly vary
in the defined frequency range. Meanwhile, by using this approach the ADC can
provide more flexibility to meet the different demands in the applications.
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